

TC74HC563AP/AF TC74HC573AP/AF/AFW

Octal D-Type Latch with 3-State Output

TC74HC563A Inverted

TC74HC573A Non-Inverting

The TC74HC563A and TC74HC573A are high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

These 8-bit D-type latches are controlled by a latch enable input (LE) and output enable input ($\overline{OE}$).



When the $\overline{OE}$ input is high, the eight outputs are in a high impedance state.

The TC74HC563A has inverting outputs, and TC74HC573A has non-inverting outputs.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features

- High Speed: $t_{pd} = 13\text{ns}$ (Typ.) at $V_{CC} = 5\text{V}$
- Low Power Dissipation: $I_{CC} = 4\mu\text{A}$ (Max.) at $T_a = 25^\circ\text{C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min)
- Output Drive Capability: 15 LSTTL Loads
- Symmetrical Output Impedance: $|I_{OH}| = I_{OL} = 4\text{mA}$ (Min.)
- Balanced Propagation Delays: $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range: $V_{CC}(\text{opr}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS563/573



Pin Assignment


Truth Table

Inputs			Outputs	
$\overline{OE}$	LE	D	Q(HC573A)	$\overline{Q}$ (HC563A)
H	X	X	Z	Z
L	L	X	Q_n	$\overline{Q}_n$
L	H	L	L	H
L	H	H	H	L

X: Don't Care


Z: High Impedance

$Q_n(\overline{Q}_n)$: Q($\overline{Q}$) outputs are latched at the time when the input is taken to a low logic level.




IEC Logic Symbol

TC74HC563A



TC74HC573A



Logic Diagram

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC} + 0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±35	mA
DC V_{CC} /Ground Current	I_{CC}	±75	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0~1000($V_{CC} = 2.0\text{V}$) 0 ~ 500($V_{CC} = 4.5\text{V}$) 0 ~ 400($V_{CC} = 6.0\text{V}$)	ns

DC Electrical Characteristics

Parameter	Symbol	Test Condition	$T_a = 25^{\circ}\text{C}$				$T_a = -40 \sim 85^{\circ}\text{C}$		Unit
			V_{CC}	Min.	Typ.	Max.	Min.	Max.	
High-Level Input Voltage	V_{IH}	—	2.0 4.5 6.0	1.5 3.15 4.2	— — —	— — —	1.5 3.15 4.2	— — —	V
Low-Level Input Voltage	V_{IL}	—	2.0 4.5 6.0	— — —	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	V
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0 4.5 6.0	1.9 4.4 5.9	2.0 4.5 6.0	— — —	1.9 4.4 5.9	V
			$I_{OH} = -6\text{mA}$	4.5 6.0	4.18 5.68	4.31 5.80	— —	4.13 5.63	
			$I_{OH} = -7.8\text{mA}$	6.0	5.68	—	5.63	—	
			—	—	—	—	—	—	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0 4.5 6.0	— — —	0.0 0.0 0.1	0.1 — 0.1	— 0.1 0.1	V
			$I_{OL} = 6\text{mA}$	4.5 6.0	— —	0.17 0.18	0.26 0.26	— —	
			$I_{OL} = 7.8\text{mA}$	6.0	—	—	—	0.33 0.33	
			—	—	—	—	—	—	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or GND}$	6.0	—	—	±0.5	—	±5.0	μA
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or GND}$	6.0	—	—	±0.1	—	±1.0	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or GND}$	6.0	—	—	4.0	—	40.0	

Timing Requirements (Input $t_r = t_f = 6\text{ns}$)

Parameter	Symbol	Test Condition	Ta = 25°C		Ta = -40 ~ 85°C		Unit
			V _{CC}	Typ.	Limit	Limit	
Minimum Pulse Width (LE)	$t_{W(H)}$ $t_{W(L)}$	—	2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Setup Time (Data)	t_s	—	2.0	—	50	65	
			4.5	—	10	13	
			6.0	—	9	11	
Minimum Removal Time (Data)	t_h	—	2.0	—	5	5	
			4.5	—	5	5	
			6.0	—	5	5	

AC Electrical Characteristics (C_L = 50pF, Input $t_r = t_f = 6\text{ns}$)

Parameter	Symbol	Test Condition	Ta = 25°C				Ta = -40 ~ 85°C		Unit			
			CL	VCC	Min.	Typ.	Max.	Min.		Max.		
Output Transition Time	t_{TLH} t_{THL}	—	50	2.0 4.5 6.0	— — —	20 6 5	60 12 10	— — —	75 15 13	ns		
Propagation Delay Time (LE-Q, $\bar{Q}$)	t_{DLH}	—	50	2.0 4.5 6.0	— — —	50 15 13	115 23 20	— — —	145 29 25			
	t_{DHL}			150	2.0 4.5 6.0	— — —	60 20 17	155 31 26	— — —		195 39 33	
	Propagation Delay Time (D-Q, $\bar{Q}$)				t_{DLH}	—	50	2.0 4.5 6.0	— — —		42 14 12	110 22 19
t_{DHL}		150	2.0 4.5 6.0	— — —	57 19 16			150 30 26	— — —		190 38 32	
Output Enable Time			t_{pZL}	$R_L = 1k\ \Omega$	50			2.0 4.5 6.0	— — —		55 17 14	140 28 24
	t_{pZH}	150	2.0 4.5 6.0			— — —	66 22 19	180 36 31	— — —		225 45 38	
	Output Disable Time		t_{pLZ} t_{pHZ}			$R_L = 1k\ \Omega$	50	2.0 4.5 6.0	— — —		40 17 15	125 25 21
Input Capacitance	C_{IN}	—	—					5	10		—	10
Output Capacitance	C_{OUT}	—	—					10	—		—	—
Power Dissipation Capacitance	$C_{PD(1)}$	TC74HC563A	—			49	—	—	—		pF	
		TC74HC573A	—			51	—	—	—			

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8(\text{per Latch})$$

And the total C_{PD} when n pcs. of Latch operate can be gained by the following equation:

$$C_{PD}(\text{total}) = 33 + 16 \cdot n \text{ (TC74HC563A)}$$

$$C_{PD}(\text{total}) = 33 + 18 \cdot n \text{ (TC74HC573A)}$$