

# PowerMOS transistor Logic level FET

**PHP3055L**

## GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	60	V
$I_D$	Drain current (DC)	12	A
$P_{tot}$	Total power dissipation	50	W
$R_{DS(ON)}$	Drain-source on-state resistance	0.18	$\Omega$


## PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_D$	Continuous drain current	$T_{mb} = 25^\circ\text{C}; V_{GS} = 10\text{ V}$ $T_{mb} = 100^\circ\text{C}; V_{GS} = 10\text{ V}$	-	12	A
$I_{DM}$	Pulsed drain current	$T_{mb} = 25^\circ\text{C}$	-	48	A
$P_D$	Total dissipation	$T_{mb} = 25^\circ\text{C}$	-	50	W
$\Delta P_D / \Delta T_{mb}$	Linear derating factor	$T_{mb} > 25^\circ\text{C}$	-	0.33	W/K
$V_{GS}$	Gate-source voltage		-	$\pm 15$	V
$V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	$\pm 20$	V
$E_{AS}$	Single pulse avalanche energy	$V_{DD} \leq 50\text{ V};$ starting $T_j = 25^\circ\text{C}; R_{GS} = 50\ \Omega;$ $V_{GS} = 5\text{ V}$	-	25	mJ
$I_{AS}$	Peak avalanche current	$V_{DD} \leq 50\text{ V};$ starting $T_j = 25^\circ\text{C}; R_{GS} = 50\ \Omega;$ $V_{GS} = 5\text{ V}$	-	6	A
$T_j, T_{stg}$	Operating junction and storage temperature range		- 55	175	$^\circ\text{C}$

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	3	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

# PowerMOS transistor

## Logic level FET

PHP3055L

### ELECTRICAL CHARACTERISTICS

T<sub>j</sub> = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V; I <sub>D</sub> = 0.25 mA	60	-	-	V
$\frac{\Delta V_{(BR)DSS}}{\Delta T_j}$	Drain-source breakdown voltage temperature coefficient	V <sub>DS</sub> = V <sub>GS</sub> ; I <sub>D</sub> = 0.25 mA	-	0.08	-	V/K
R <sub>DS(ON)</sub>	Drain-source on resistance	V <sub>GS</sub> = 5 V; I <sub>D</sub> = 6 A	-	0.13	0.18	Ω
V <sub>GS(TO)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> ; I <sub>D</sub> = 0.25 mA	1.0	1.5	2.0	V
g <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> = 50 V; I <sub>D</sub> = 6 A	3.5	5.5	-	S
I <sub>DSS</sub>	Drain-source leakage current	V <sub>DS</sub> = 60 V; V <sub>GS</sub> = 0 V	-	0.1	25	μA
I <sub>GSS</sub>	Gate-source leakage current	V <sub>DS</sub> = 48 V; V <sub>GS</sub> = 0 V; T <sub>j</sub> = 150 °C V <sub>GS</sub> = ±15 V; V <sub>DS</sub> = 0 V	-	1	250	μA
Q <sub>g(tot)</sub>	Total gate charge	I <sub>D</sub> = 10 A; V <sub>DD</sub> = 48 V; V <sub>GS</sub> = 5 V	-	7.5	10	nC
Q <sub>gs</sub>	Gate-source charge		-	1.9	3	nC
Q <sub>gd</sub>	Gate-drain (Miller) charge		-	5.5	7	nC
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 30 V; I <sub>D</sub> = 10 A;	-	12	-	ns
t <sub>r</sub>	Turn-on rise time	R <sub>G</sub> = 24 Ω; R <sub>D</sub> = 2.7 Ω	-	105	-	ns
t <sub>d(off)</sub>	Turn-off delay time		-	26	-	ns
t <sub>f</sub>	Turn-off fall time		-	35	-	ns
L <sub>d</sub>	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L <sub>d</sub>	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L <sub>s</sub>	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH
C <sub>iss</sub>	Input capacitance	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 25 V; f = 1 MHz	-	290	-	pF
C <sub>oss</sub>	Output capacitance		-	103	-	pF
C <sub>rss</sub>	Feedback capacitance		-	40	-	pF







### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

T<sub>j</sub> = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I <sub>S</sub>	Continuous source current (body diode)	T <sub>mb</sub> = 25 °C	-	-	12	A
I <sub>SM</sub>	Pulsed source current (body diode)	T <sub>mb</sub> = 25 °C	-	-	48	A
V <sub>SD</sub>	Diode forward voltage	I <sub>S</sub> = 10 A; V <sub>GS</sub> = 0 V	-	-	1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>S</sub> = 10 A; V <sub>GS</sub> = 0 V; di/dt = 100 A/μs	-	40	-	ns
Q <sub>rr</sub>	Reverse recovery charge		-	0.1	-	μC







PowerMOS transistor  
Logic level FET

PHP3055L



PowerMOS transistor  
Logic level FET

PHP3055L



PowerMOS transistor  
Logic level FET

PHP3055L

