

M5M51004BP,J-25V,-35V

1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M51004BP,J are a family of 262144-word by 4-bit static RAMs, fabricated with the high performance CMOS silicon gate process and designed for high-speed application.

The M5M51004BP,J are offered in a 28-pin plastic dual-in-line package (DIP), 28-pin plastic small outline J-lead package (SOJ).

These devices operate on a single 3.3V supply, and are directly TTL compatible. They include power down feature as well.

FEATURES

Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M51004BP,J - 25	25ns	70 mA	1mA
M5M51004BP,J - 35	35ns	60 mA	1mA

- Single +3.3V power supply
- Fully static operation : No clocks, No refresh
- Common data I/O
- Easy memory expansion by \overline{S}
- Three-state outputs : OR-tie capability
- \overline{OE} prevents data contention in the I/O bus
- Directly TTL compatible : All inputs and outputs

PACKAGE

M5M51004BP	28pin 400mil DIP
M5M51004BJ	28pin 400mil SOJ


APPLICATION

High speed memory units

FUNCTION

The operation mode of the M5M51004B series is determined by a combination of the device control inputs \overline{S} , \overline{W} . Each mode is

PIN CONFIGURATION (TOP VIEW)




summarized in the function table shown in next page.

A write cycle is executed whenever the low level \overline{W} overlaps with the low level \overline{S} . The address must be set-up before the write cycle and must be stable during the entire cycle.

The data is latched into a cell on the trailing edge of \overline{W} , \overline{S} whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input \overline{OE} directly controls the output stage. Setting the \overline{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting \overline{W} at a high level and \overline{OE} at a low level while \overline{S} are in an active state ($\overline{S} = L$).

BLOCK DIAGRAM



MITSUBISHI LSIs
M5M51004BP,J-25V,-35V

1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

When setting \overline{S} at a high level, the chip is in a non-selectable mode in which both reading and write are disabled. In this mode the output stage is in a high-impedance state, allowing OR -tie with other chips and memory expansion by \overline{S} .

other chips and memory expansion by \overline{S} .

Signal-S controls the power-down feature. When \overline{S} goes high power dissipation is reduced extremely. The access time from \overline{S} is equivalent to the address access time.

FUNCTION TABLE

\overline{S}	W	\overline{OE}	Mode	DQ	Icc
H	X	X	Non selection	High-impedance	Stand-by
L	L	X	Write	Din	Active
L	H	L	Read	Dout	Active
L	H	H		High-impedance	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to GND	-3.5*~7	V
Vi	Input voltage		-3.5*~Vcc + 0.3	V
Vo	Output voltage		-3.5*~7	V
Pd	Power dissipation	Ta = 25°C	1000	mW
Topr	Operating temperature		0~70	°C
Tstg (bias)	Storage temperature (bias)		-10~85	°C
Tstg	Storage temperature		-65~150	°C

*Pulse width ≤ 20 ns, in case of DC : - 0.5V

DC ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc = 3.3V \pm 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
VIH	High-level input voltage		2.2		Vcc+0.3V	V
VIL	Low-level input voltage		-0.3*		0.8	V
VOH	High-level output voltage	IOH = -4mA	2.4			V
VOL	Low-level output voltage	IOL = 8mA			0.4	V
II	Input current	Vi = 0~Vcc			2	μ A
Ioz	Output current in off-state	Vi(S) = VIH Vio = 0~Vcc			10	μ A
Icc1	Active supply current (TTL level)	Vi(S) = VIL other inputs = VIH or VIL Output-open (duty 100%)	AC (25ns cycle)		70	mA
			AC (35ns cycle)		60	
			DC	30	40	
Icc2	Stand-by supply current (TTL level)	Vi(S) = VIH	AC (25ns cycle)		20	mA
			AC (35ns cycle)		15	
			DC		10	
Icc3	Stand-by current (MOS level)	Vi(S) \geq Vcc-0.2V other inputs Vi \leq 0.2V or Vi \geq Vcc-0.2V		0.1	1	mA

* Pulse width ≤ 20 ns, in case of AC : - 3.0V

CAPACITANCE (Ta = 0~70°C, Vcc = 3.3V \pm 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
CI	Input capacitance	Vi = GND, Vi = 25mVrms, f = 1MHz			6	pF
Co	Output capacitance	Vo = GND, Vo = 25mVrms, f = 1MHz			6	pF

Note 1 : Direction for current flowing into an IC is positive (no mark).

2 : Typical value is Vcc = 3.3V, Ta = 25°C.

3 : CI, Co are periodically sampled and are not 100% tested.

AC ELECTRICAL CHARACTERISTICS (Ta = 0 ~ 70°C, Vcc = 3.3V ± 10%, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

Input pulse levels VIH = 3.0V, VIL = 0.0V
 Input rise and fall time 3ns
 Input timing reference levels VIH = 1.5V, VIL = 1.5V
 Output timing reference levels VOH = 1.5V, VOL = 1.5V
 Output loads Fig.1, Fig.2




Fig.1 Output load




Fig.2 Output load for ten, tdis

(2) READ CYCLE


Symbol	Parameter	Limits				Unit
		M5M51004B-25V		M5M51004B-35V		
		Min	Max	Min	Max	
tCR	Read cycle time	25		35		ns
tA (A)	Address access time		25		35	ns
tA (S)	Chip select access time		25		35	ns
tA (OE)	Output enable access time		13		18	ns
tdis (S)	Output disable time after \overline{S} high	0	8	0	15	ns
tdis (OE)	Output disable time after \overline{OE} high	0	8	0	15	ns
ten (S)	Output enable time after \overline{S} low	3		3		ns
ten (OE)	Output enable time after \overline{OE} low	0		0		ns
tV (A)	Data valid time after address change	3		3		ns
tPU	Power-up time after chip selection	0		0		ns
tPD	Power-down time after chip selection		25		35	ns

(3) WRITE CYCLE


Symbol	Parameter	Limits				Unit
		M5M51004B-25V		M5M51004B-35V		
		Min	Max	Min	Max	
t _{CW}	Write cycle time	25		35		ns
t _w (W)	Write pulse width	20		30		ns
t _{su} (A)	Address setup time	0		0		ns
t _{su} (A-WH)	Address setup time with respect to \overline{W}	20		30		ns
t _{su} (S)	Chip select setup time	20		30		ns
t _{su} (D)	Data setup time	15		20		ns
t _h (D)	Data hold time	0		0		ns
t _{rec} (W)	Write recovery time	0		0		ns
t _{dis} (W)	Output disable time after \overline{W} low	0	8	0	15	ns
t _{dis} (OE)	Output disable time after \overline{OE} high	0	8	0	15	ns
t _{en} (W)	Output enable time after \overline{W} high	0		0		ns
t _{en} (OE)	Output enable time after \overline{OE} low	0		0		ns

(4) TIMING DIAGRAMS

Read cycle 1




Read cycle 2 (Note 4)



Note 4 : Addresses valid prior to or coincident with \overline{S} transition low.


5 : Transition is measured $\pm 500mV$ from steady state voltage with specified loading in Figure 2.

Read cycle 3 (Note 6)




Note 6 : Addresses and \overline{S} valid prior to \overline{OE} transition low by $(t_{s(A)} - t_{s(OE)})$, $(t_{s(S)} - t_{s(OE)})$

Write cycle (\overline{W} control mode)



Write cycle (\overline{S} control mode)



Note 7 : Hatching indicates the state is don't care.

8 : When the falling edge of \overline{W} is simultaneous or prior to the falling edge of \overline{S} , the output is maintained in the high impedance.

9 : t_{en} , t_{dis} are periodically sampled and are not 100% tested.