

SPEED/PACKAGE AVAILABILITY


54	F,W	74	A,F
54LS	F,W	74LS	A,F
54S	F,W	74S	A,F

SWITCHING CHARACTERISTICS $V_{CC} = 5V, T_A = 25^\circ C$

TEST CONDITIONS	54/74			54/74LS			54/74S			
	$C_L = 15\text{pF}$ $R_L = 400\Omega$			$C_L = 15\text{pF}$ $R_L = 2\text{k}\Omega$			$C_L = 15\text{pF}$ $R_L = 280\Omega$			
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Propagation delay time t_{pLH} Low-to-high		21	32		20	35		6.5 $C_L = 50\text{pF}$ 9	10	ns
t_{pHL} High-to-low		16	24		20	35		6.5 $C_L = 50\text{pF}$ 9	10	ns

Load circuit and typical waveforms are shown at the front of section.

PIN CONFIGURATION





TRIPLE 3-INPUT NAND GATE

SPEED/PACKAGE AVAILABILITY

54	F,W	74	A,F
54H	F,W	74H	A,F
54LS	F,W	74LS	A,F
54S	F,W	74S	A,F

PIN CONFIGURATION



SWITCHING CHARACTERISTICS $V_{CC} = 5V, T_A = 25^\circ C$

TEST CONDITIONS	54/74			54/74H			54/74LS			54/74S			
	$C_L = 15\text{pF}$ $R_L = 400\Omega$			$C_L = 25\text{pF}$ $R_L = 280\Omega$			$C_L = 15\text{pF}$ $R_L = 2\text{k}\Omega$			$C_L = 15\text{pF}$ $R_L = 280\Omega$			
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Propagation delay time t_{PLH} Low-to-high		11	22		5.9	10		5	15	2	$C_L = 50\text{pF}$ 3 4.5	4.5	ns
t_{PHL} High-to-low		7	15		6.3	10		9	15	2	$C_L = 50\text{pF}$ 3 5	5	ns

Load circuit and typical waveforms are shown at the front of section.