


1.5A DUAL HIGH-SPEED POWER MOSFET DRIVERS


FEATURES

	High-Speed Switching (C _L = 1000pF)30nsec
	High Peak Output Current 1.5A
	High Output Voltage Swing V _{DD} - 25mV
	GND +25mV
É	Low Input Current (Logic "0" or "1")1µA
Ė	TTL/CMOS Input Compatible
	Available in Inverting and Noninverting
	Configurations
=	Wide Operating Supply Voltage4.5V to 18V
	Current Consumption
_	— Inputs Low 0.4mA
	— Inputs High 8mA
	Single Supply Operation
_	Low Output Impedance6Ω
-	Pinout Equivalent of DS0026 and MMH0026
=	the state of the s
	Latch-Up Resistant: Withstands > 500mA
_	Reverse Current
	ESD Protected2kV

PIN CONFIGURATIONS (DIP AND SOIC)



FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The TC426/TC427/TC428 are dual CMOS high-speed drivers. A TTL/CMOS input voltage level is translated into a rail-to-rail output voltage level swing. The CMOS output is within 25mV of ground or positive supply.

The low impedance, high-current driver outputs swing a 1000pF load 18V in 30nsec. The unique current and voltage drive qualities make the TC426/TC427/TC428 ideal power MOSFET drivers, line drivers, and DC-to-DC converter building blocks.

Input logic signals may equal the power supply voltage. Input current is a low $1\mu A$, making direct interface to CMOS/bipolar switch-mode power supply control ICs possible, as well as open-collector analog comparators.

Quiescent power supply current is 8mA maximum. The TC426 requires 1/5 the current of the pin-compatible bipolar DS0026 device. This is important in DC-to-DC converter applications with power efficiency constraints and high-frequency switch-mode power supply applications. Quiescent current is typically 6mA when driving a 1000pF load 18V at 100kHz.

The inverting TC426 driver is pin-compatible with the bipolar DS0026 and MMH0026 devices. The TC427 is noninverting; the TC428 contains an inverting and non-inverting driver.

Other pin compatible driver families are the TC1426/27/28, TC4426/27/28, and TC4426A/27A/28A.

ORDERING INFORMATION

Part No.	Package	Configuration	Temperature Range
TC426COA	8-Pin SOIC	Inverting	0°C to +70°C
TC426CPA	8-Pin PDIP	Inverting	0°C to +70°C
TC426EOA	8-Pin SOIC	Inverting	-40°C to +85°C
TC426EPA	8-Pin SOIC	Complementary	-40°C to +85°C
TC426IJA	8-Pin CerDIP	Inverting	-25°C to +85°C
TC426MJA	8-Pin CerDIP	Inverting	-55°C to +125°C
TC427COA	8-Pin SOIC	Noninverting	0°C to +70°C
TC427CPA	8-Pin PDIP	Noninverting	0°C to +70°C
TC427EOA	8-Pin SOIC	Noninverting	-40°C to +85°C
TC427EPA	8-Pin SOIC	Complementary	-40°C to +85°C
TC427IJA	8-Pin CerDIP	Noninverting	-25°C to +85°C
TC427MJA	8-Pin CerDIP	Noninverting	-55°C to +125°C
TC428COA	8-Pin SOIC	Complementary	0°C to +70°C
TC428CPA	8-Pin PDIP	Complementary	0°C to +70°C
TC428EOA	8-Pin SOIC	Complementary	-40°C to +85°C
TC428EPA	8-Pin SOIC	Complementary	-40°C to +85°C
TC428IJA	8-Pin CerDIP	Complementary	-25°C to +85°C
TC428MJA	8-Pin CerDIP	Complementary	-55°C to +125°C
			TC496/7/0 7 10/11/04

TC426/7/8-7 10/11/96

CerDIP 6.4mW/°C

ABSOLUTE MAXIMUM RATINGS*

ABSOLUTI	E MAXIMUM HATINGS"		S				
Supply Voltag	je	+20V Operatin	g Temperature Rar	ige			
	, Any Terminal V _{DD} + 0.3V t		rsion		0°C	to +70°0	
	ation (T _A ≤ 70°C)					l Versio	
			°C to +85°C				
		``					
Derating Fact					– 55°C to +125°C		
				Chip Temperatureemperature Range			
i idolio	••••••••••••		nperature (Solderir	a 10 sec	– 65 C K	+150.0	
ELECTRIC	AL CHARACTERISTICS			-			
Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit	
 Input							
V _{IH}	Logic 1, High Input Voltage)	2.4		_	V	
V _{IL}	Logic 0, Low Input Voltage				0.8	- ·	
I _{IN}	Input Current	$0V \le V_{IN} \le V_{DD}$	-1		1	μA	
Output	input ounent	A NIN S AND			· ;	μΛ	
V _{OH}	High Output Voltage		V _{DD} - 0.025			. V	
V _{OL}	Low Output Voltage				0.025	v	
Roh	High Output Resistance	I _{OUT} = 10mA, V _{DD} = 18V		10	15	$ {\Omega}$ $-$	
RoL	Low Output Resistance	$I_{OUT} = 10 \text{mA}, V_{DD} = 18 \text{V}$		6	10	— <u>Ω</u>	
	Peak Output Current	1001 - 1011A, VDD - 10V		1.5	10	A	
Switching Tim			_!	1.5			
	Rise Time	Test Figure 1/2			30	nsec	
t _R	Fall Time	Test Figure 1/2			30		
t _F	Delay Time	Test Figure 1/2			50	nsec	
t _{D1}	Delay Time	Test Figure 1/2			75	nsec	
t _{D2}	<u> </u>	rest rigure 1/2			75	nsec	
Power Supply) (O) ((O - 1) (I - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -					
Is	Power Supply Current	$V_{IN} = 3V$ (Both Inputs) $V_{IN} = 0V$ (Both Inputs)	_	_	8 0.4	mA mA	
	AL OUADACTEDICTION						
	AL CHARACTERISTICS	Over Operating Temperature	Hange with 4.5V≤ V _D	D ≤ 18V, un	less otherwise	e specified	
Input V _{IH}	Logic 1, High Input Voltage		2.4			V	
V _{IL}	Logic 0, Low Input Voltage				0.8		
IN	Input Current	$0V \le V_{IN} \le V_{DD}$	-10		10	μA	
Output	input Current		10		10	μΛ	
V _{OH}	High Output Voltage		V _{DD} – 0.025				
V _{OL}	Low Output Voltage		- 700 0.020		0.025	v	
RoH	High Output Resistance	$I_{OUT} = 10$ mA, $V_{DD} = 18$ V		13	20	Ω	
RoL	Low Output Resistance	$I_{OUT} = 10 \text{mA}, V_{DD} = 18 \text{V}$	_	8	15	$-\frac{1}{\Omega}$	
Switching Tim							
t _R	Rise Time	Test Figure 1/2			60	nsec	
te	Fall Time	Test Figure 1/2		_	30	nsec	
t _{D1}	Delay Time	Test Figure 1/2			75	nsec	
t _{D2}	Delay Time	Test Figure 1/2			120	nsec	
Power Supply	•		1				
l _S	Power Supply Current	V _{IN} = 3V (Both Inputs)			12	mA	
		V _{IN} = 0V (Both Inputs)					

5

*Static-sensitive device. Unused devices must be stored in conductive material. Protect devices from static discharge and static fields. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may effect device reliability.

SUPPLY BYPASSING

Charging and discharging large capacitive loads quickly requires large currents. For example, charging a 1000pF load to 18V in 25nsec requires an 0.72A current from the device power supply.

To guarantee low supply impedance over a wide frequency range, a parallel capacitor combination is recommended for supply bypassing. Low-inductance ceramic disk capacitors with short lead lengths (< 0.5 in.) should be used. A 1 μ F film capacitor in parallel with one or two 0.1 μ F ceramic disk capacitors normally provides adequate bypassing.

GROUNDING

The TC426 and TC428 contain inverting drivers. Ground potential drops developed in common ground impedances from input to output will appear as negative feedback and degrade switching speed characteristics.

Individual ground returns for the input and output circuits or a ground plane should be used.

INPUT STAGE

The input voltage level changes the no-load or quiescent supply current. The N-channel MOSFET input stage transistor drives a 2.5mA current source load. With a logic "1" input, the maximum quiescent supply current is 8 mA. Logic "0" input level signals reduce quiescent current to 0.4mA maximum. Minimum power dissipation occurs for logic "0" inputs for the TC426/427/428. Unused driver inputs must be connected to V_{DD} or GND.

The drivers are designed with 100mV of hysteresis. This provides clean transitions and minimizes output stage current spiking when changing states. Input voltage thresholds are approximately 1.5V, making the device TTL compatible over the 4.5V to 18V supply operating range. Input current is less than 1µA over this range.

The TC426/427/428 may be directly driven by the TL494, SG1526/1527, SG1524, SE5560, and similar switch-mode power supply integrated circuits.

POWER DISSIPATION

The supply current vs frequency and supply current vs capacitive load characteristic curves will aid in determining power dissipation calculations.

The TC426/427/428 CMOS drivers have greatly reduced quiescent DC power consumption. Maximum quiescent current is 8mA compared to the DS0026 40mA specification. For a 15V supply, power dissipation is typically 40mW.

Two other power dissipation components are:

- Output stage AC and DC load power.
- · Transition state power.

Output stage power is: Po = P_{DC} + PAC = Vo (I_{DC}) + f C_L V_S

Where:

Vo = DC output voltage I_{DC} = DC output load current f = Switching frequency


Vs = Supply voltage


In power MOSFET drive applications the P_{DC} term is negligible. MOSFET power transistors are high impedance, capacitive input devices. In applications where resistive loads or relays are driven, the P_{DC} component will normally dominate.

The magnitude of P_{AC} is readily estimated for several cases:


During output level state changes, a current surge will flow through the series connected N and P channel output MOSFETS as one device is turning "ON" while the other is turning "OFF". The current spike flows only during output transitions. The input levels should not be maintained between the logic "0" and logic "1" levels. Unused driver inputs must be tied to ground and not be allowed to float. Average power dissipation will be reduced by minimizing input rise times. As shown in the characteristic curves, average supply current is frequency dependent.

TYPICAL CHARACTERISTICS






Test Figure 1. Inverting Driver Switching Time Test Circuit



Test Figure 2. Noninverting Driver Switching Time Test Circuit

VOLTAGE DOUBLER



VOLTAGE INVERTER

