

inc.

PUMA 2S1000

PUMA 2S1000-85/10/12/15

Issue 3.0 : August 1990

1,048,576 bit CMOS High Speed Static RAM

Features


User Configurable as 8,16 or 32 bit wide
Fast access times of 85/100/120/150 ns
Pin grid array gives 2:1 improvement over DIL
Package Suitable for Thermal Ladder Applications
On board decoupling capacitors
Operating Power 160mw (typ) 32 bit mode

Operating Power 160mw (typ) 32 bit mode 90mw (typ) 16 bit mode

48mw (typ) 8 bit mode Low Power Standby 40μW (typ) -L version Battery back-up capability

May be screened in accordance with MIL-STD-883C

Block Diagram




Pi	n D	efin	ition					
	1	12	23		34	45	56	
	0	0	0		0	0	0	
	0	0	0		0	0	0	l
	0	0	0		0	0	0	
	0	0	0		0	0	0	
	0	0	0	VIEW	0	0	0	
	0	0	0	FROM ABOVE	0	0	0	
	0	0	0		0	0	0	
	0	0	0		0	0	0	
ļ	0	0	0		0	0	0	
	0	0	0		0	0	0	
ı	0	0	0		0	0	0	
	11	22	33		44	55	66	

See page 5 for pinout

Pin Functions

A0 -A14	Address Inputs
D0-D31	Data Inputs/Outputs
CS1-4	Chip Select
ŌĒ	Output Enable
WE1-4	Write Enable
NC	No Connect
V _{cc}	Power (+5V)
GND	Ground



Absolute Maximum Ratings (1) Voltage on any pin relative to V_{ss} -0.5V to +7 **Power Dissipation** W 2 -65 to +150 °C Storage Temperature

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device

(2) Pulse width: - 3.0V for less than 30ns.

Recommended Operating Conditions									
		min	typ	max					
Supply Voltage	V _{cc}	4.5	5.0	5.5	V				
Input High Voltage	V _{IH}	2.2	-	V _∞ +0.3	V				
Input Low Voltage	V.	-0.3	-	8.0	V				
Operating Temperature	T,	0	-	70	°C (2S1000)				
	TAI	-40	-	85	*C (2S1000I)				
	- T	-55	-	125	°C (2S1000M, MB)				

Parameter	Symbol	Test Condition	min	<i>typ</i> ⁽¹⁾	max	Unit	Notes
Input Leakage Current	ļ _u	V _{IN} =0V to V _{CC}	-	•	2	. μΑ	
Output Leakage Current	lω	CS=V _{IH} or OE=V _{IH} or WE=V _{IH} , V _{LO} =0V to V _{CC}	-	-	8	μΑ	(2)
Operating Supply Curren	nt l _{cc}	CS=V _{II} , I _{IO} =0mA, I/P's static 32 BIT MODE	_	32	60	mA	(2)
Average Supply Current	l _{cc1}	Min. cycle, duty=100%,l _{vo} =0mA 32 BIT MODE				_	ν-,
		16 BIT MODE	-	200 101	280 146	mA mA	
		8 BIT MODE	-	52	79	mA	
	,ccs	1μs cycle, duty=100%,l _{to} =0mA 32 BIT MODE	-	32	60	mA	
Standby Current	I _{SB}	CS=V _{IH}	-	2	12	mA	(2)
(L-Part)	i _{S81} i _{S82}	$\overline{\text{CS}} \ge V_{\text{CC}}^-$ -0.2V, VP's<0.2V or $\ge V_{\text{CC}}^-$ -0.2V $\overline{\text{CS}} \ge V_{\text{CC}}^-$ -0.2V, VP's<0.2V or $\ge V_{\text{CC}}^-$ -0.2V	-	0.16 -	8 800	mA μA	(2) (2)
Output Voltage Low	Vol	l _{ot} =2.1mA	-	•	0.4	V	` '
Output Voltage High	V _{OH}	I _{OH} =-1.0mA	2.4	•	-	٧	

Notes: (1) Typical values are at V_{cc} =5.0V, T_A =25°C and specified loading.
(2) CS above is accessed through CS1-4 These inputs must be operated simultaneously for 32 bit mode, in pairs for 16 bit mode and singly for 8 bit mode.

Parameter	Symbol	Test Condition	typ	max	Unit
Input Capacitance:	C _N	V _N =0V	-	24	pF
I/O Capacitance:	C ^{RO}	V _M ,=0V	-	32	pF

AC Test Conditions

^{*}Input pulse levels: 0V to 3.0V

^{*}Input rise and fall times: 5ns

^{*}Input and Output timing reference levels: 1.5V

^{*}Output load: 1 TTL gate + 100pF

^{*}V_e=5V±10%

Operating Modes

The Table below shows the logic inputs required to control the operating modes of each of the SRAMs on the PUMA 2S1000.

Mode	CS	OE	WE	V _{cc} Current	I/O Pin	Reference Cycle
Not Selected	_ 1	Х	Х	I _{SB1} ,I _{SB2}	High Z	-
Read	0	0	1	Icc	D _{out}	Read Cycle
Write	0	1	0	lcc	D _{IN}	Write Cycle No.1
Write	0	0	0	Icc	D _{IN}	Write Cycle No.2

$$1 = V_{iH}$$
, $0 = V_{iL}$, $X = Don't Care$


Note: $\overline{\text{CS}}$ is accessed through $\overline{\text{CS1-4}}$, and $\overline{\text{WE}}$ is accessed through $\overline{\text{WE1-4}}$. For correct operation, $\overline{\text{CS1-4}}$ must operate simultaneously for 32 bit operation, in pairs for 16 bit operation, or singly for 8 bit operation. $\overline{\text{WE1-4}}$ must also be operated in the same manner.

Electrical Characteristics & Recommended AC Operating Conditions

Read Cycle

		<i>-85</i>		-	-10		12	-15			
Parameter	Symbol	min	max	min	max	min	max	min	max	Unit	
Read Cycle Time	t _{RC}	85	•	100	-	120	-	150	_	ns	
Address Access Time	t	-	85	-	100	-	120	_	150	ns	
Chip Select Access Time	tacs	-	85	-	100	-	120	-	150	ns	
Output Enable to Output Valid	toE	-	45	-	50	-	60	-	70	ns	
Output Hold from Address Change	t _{oH}	5	-	10	-	10	-	10	-	ns	
Chip Selection to Output in Low Z ⁽²⁾	taz	10	-	10	-	10	-	10	-	ns	
Output Enable to Output in Low Z ⁽²⁾	tolz	5	-	5	-	5	-	5	-	ns	
Chip Deselection to Output in High Z	(2) t _{CHZ}	0	30	0	35	0	40	0	50	ns	
Output Disable to Output in High Z ⁽²⁾	t _{oHZ}	0	30	0	35	0	40	0	50	ns	

Read Cycle Timing Waveform (1)



Notes: (1) WE1-4 are High throughout a Read Cycle.


(2) t_{cHZ} and t_{oHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parametere are sampled and not 100% tested.

W	rite	C	<i> </i>	٥
**	t ILE	~		ш

			·85	-	10	-	12	-	15	
Parameter	Symbol	min	max	min	max	min	max	min	max	Unit
Write Cycle Time	t _{wc}	85	•	100	_	120	-	150	-	ns
Chip Selection to End of Write	t _{cw}	75	-	80	-	85	-	100	-	ns
Address Valid to End of Write	taw	75	-	80	_	85	-	100	-	ns
Address Setup Time	tas	0	-	0	-	0	-	0	-	ns
Write Pulse Width	twe	60	-	60	-	70	-	90	-	ns
Write Recovery Time	twa	10	-	0	-	0	-	0	-	ns
Write to Output in High Z ⁽⁹⁾	t _{whz}	0	30	0	35	0	40	0	50	ns
Data to Write Time Overlap	tow	40	-	40	-	50	-	60	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	0	-	ns
Output Disable to Output in High Z ⁽⁹⁾		0	30	0	35	0	40	0	50	ns
Output Active from End of Write	tow	5	-	5	-	5	-	5	-	ns

Write Cycle No.1 Timing Waveform

Write Cycle No.2 Timing Waveform (11)



AC Characteristics Notes


- A write occurs during the overlap (t_{wp}) of a low CS and a low WE.
 t_{wR} is measured from the earlier of CS or WE going high to the end of write cycle.
 During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the CS low transition occurs simultaneously with the WE low transition or after the WE low transition, outputs remain in a high impedance state.
- (5) OE is continuously low. (OE=V_a)
- (6) Dout is in the same phase as written data of this write cycle.
- (7) Dout is the read data of next address.
- (8) If CS is low during this period, VO pins are in the output state. Input signals out of phase must not be applied to I/O pins.
- (9) twuz and is defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. This parameter is sampled and not 100% tested.

Connection Table

PGA Pin No.	Signal Name	PGA Pin No.	Signal Name						
1	D8	2	D9	3	D10	4	A13	5	A14
6	NC	7	NC	8	NC	9	D0	10	D1
11	D2	12	WE2	13	CS2	14	GND	15	D11
16	A10	17	A11	18	A12	19	V _{cc}	20	CS1
21	NC	22	D3	23	D15	24	D14	25	D13
26	D12	27	ŌĒ	28	NC	29	WE1	30	D7
31	D6	32	D5	33	D 4	34	D24	35	D25
36	D26	37	A6	38	A7	39	NC	40	A8
41	A 9	42	D16	43	D17	44	D18	45	V _∞
46	CS4	47	WE4	48	D27	49	А3	50	A4
51	A5	52	WE3	53	CS3	54	GND	55	D19
56	D31	57	D30	58	D29	59	D28	60	A0
61	A1	62	A 2	63	D23	64	D22	65	D21
66	D20				-				

Parameter	Symbol	Test Condition	min	typ	max	Unit
V _{cc} for Data Retention	V _{DR}	CS ≥V _{CC} -0.2V. V _{IN} ≥ 0V	2.0	-	-	٧
ata Retention Current		V _{cc} =3.0V,V _{IN} ≥ 0V, CS ≥V _{cc} -0.2V.				
	I _{CCDR1}	T _{OP} =T _A	-	32	120	mA
	CCDR1	T _{OP} =T _{AI}	-	-	200	μΑ
	CCDR1	T _{OP} =T _{AM}	•	-	600	μA
Chip Deselect to Data Retention Time	t _{con}	See Retention Waveform	0	-	-	ns
Operation Recovery Time	t _n	See Retention Waveform	5	-	-	ms

Low V_{cc} Data Retention Timing Waveform




ISSUE 3.0 : AUGUST 1990 PUMA 2S1000-85/10/12/15

Military Screening Procedure

Module Screening Flow for high reliability product is in accordance with MIL-STD-883C method 5004 Level B and is detailed below:

MB MODULE SCREENING FLOW								
SCREEN	TEST METHOD	LEVEL						
Visual and Mechanical								
External visual Temperature cycle	2017 Condition B (or manufacturers equivalent) 1010 Condition C (10 Cycles,-65°C to +150°C)	100% 100%						
Burn-In								
Pre Burn-in Electrical Burn-In	Per Applicable device Specifications at $T_A = +25^{\circ}C$ (optional) Method 1015, Condition D, $T_A = +125^{\circ}C$	100% 100%						
Final Electrical Tests	Per applicable Device Specification							
Static (dc)	 a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%						
Functional	a) @ T _A =+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100%						
Switching (ac)	a) @ T _A =+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100%						
Percent Defective Allowable (PDA)	Calculated at Post Burn-in at T _A =+25°C	10%						
Quality Conformance	Per applicable Device Specification	Sample						
External Visual	2009 Per Vendor or customer specification							

Ordering Information



The policy of the company is one of continuous development and while the information presented in this data sheet is believed to be accurate, no liability is assumed for any data contained within. The company reserves the right to make changes without notice at any time.