



Integrated Device Technology, Inc.

CMOS STATIC RAM 256K (256K x 1-BIT)

PRELIMINARY
IDT 71257S
IDT 71257L

FEATURES:

- High-speed (equal access and cycle time)
 - Military: 25/35/45/55/70ns (max.)
 - Commercial: 20/25/35/45/55ns (max.)
- Low-power operation
 - IDT71257S
 - Active: 400mW (typ.)
 - Standby: 400µW (typ.)
 - IDT71257L
 - Active: 350mW (typ.)
 - Standby: 100µW (typ.)
- Battery backup operation – 2V data retention (L version only)
- Produced with advanced CEMOS™ high-performance technology
- Single 5V (± 10%) power supply
- Input and output directly TTL-compatible
- Static operation: no clocks or refresh required
- Available in high-density industry standard 24-pin, 300 mil DIP, 24-pin SOIC, and LCC.
- Three-state outputs
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT71257 is a 262,144-bit high-speed static RAM organized as 256K x 1. It is fabricated using IDT's high-performance, high-reliability CEMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective alternative to bipolar and fast NMOS memories.

Access times as fast as 20ns are available with typical power consumption of only 350mW. The IDT71257 offers a reduced power standby mode, I_{SB1}, which enables the designer to greatly reduce device power requirements. This capability provides significant system level power and cooling savings. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only 100µW operation off a 2V battery.


All inputs and outputs of the IDT71257 are TTL-compatible and operation is from a single 5V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation, providing equal access and cycle times for ease of use.

The IDT71257 is packaged in a 24-pin 300 mil DIP, a 24-pin SOIC, and a 28-pin Leadless chip carrier, providing high board-level packing densities.


Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

4

PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM





CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JANUARY 1989

LOGIC SYMBOL



PIN NAMES

A ₀ - A ₁₇	Addresses
D _{IN}	Data Input
CS	Chip Select
WE	Write Enable
D _{OUT}	Data Output
GND	Ground
V _{CC}	Power

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

GRADE	AMBIENT TEMPERATURE	GND	V _{CC}
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	1.0	1.0	W
I _{OUT}	DC Output Current	50	50	mA

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	-	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	-	0.8	V

NOTE:

- V_{IL} = -3.0V for pulse width less than 20ns.

DC ELECTRICAL CHARACTERISTICS V_{CC} = 5.0V ± 10%

SYMBOL	PARAMETER	TEST CONDITIONS	IDT71257S		IDT71257L		UNIT	
			MIN.	MAX.	MIN.	MAX.		
I _{IU}	Input Leakage Current	V _{CC} = Max., V _{IN} = GND to V _{CC}	MIL. COM'L.	-	10	-	5	μA
I _{IOL}	Output Leakage Current	V _{CC} = Max. CS = V _{IH} , V _{OUT} = GND to V _{CC}	MIL. COM'L.	-	5	-	2	
V _{OL}	Output Low Voltage	I _{OL} = 8mA, V _{CC} = Min. I _{OL} = 10mA, V _{CC} = Min.		-	0.4	-	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA, V _{CC} = Min.		2.4	-	2.4	-	V

DC ELECTRICAL CHARACTERISTICS ⁽¹⁾ ($V_{CC} = 5V \pm 10\%$, $V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$)

SYMBOL	PARAMETER	POWER	FUNCTION	71257S20	71257L20	71257S25 ⁽⁴⁾	71257L25 ⁽⁴⁾	71257S35	71257L35	71257S45	71257L45	71257S55	71257L55	71257S70	71257L70	UNIT
				COM'L MIL.	COM'L MIL.	COM'L MIL.	COM'L MIL.	COM'L MIL.	COM'L MIL.	COM'L MIL.	COM'L MIL.	COM'L MIL.	COM'L MIL.			
I_{CC1}	Operating Power Supply Current $\overline{CS} = V_{IL}$	S	READ	70	-	60	70	50	60	50	60	50	60	-	60	mA
			WRITE ⁽²⁾	120	-	110	120	100	110	100	110	100	110	-	110	
	Outputs Open, $V_{CC} = \text{Max.}$, $f = 0$ ⁽³⁾	L	READ	50	-	40	50	30	40	30	40	30	40	-	40	
			WRITE ⁽²⁾	110	-	100	110	90	100	90	100	90	100	-	100	
I_{CC2}	Dynamic Operating Current $\overline{CS} = V_{IL}$	S	READ	170	-	160	170	150	160	150	160	150	160	-	160	mA
			WRITE ⁽²⁾	170	-	160	170	150	160	150	160	150	160	-	160	
	Outputs Open, $V_{CC} = \text{Max.}$, $f = f_{MAX}$ ⁽³⁾	L	READ	150	-	140	150	130	140	130	140	130	140	-	140	
			WRITE ⁽²⁾	150	-	140	150	130	140	130	140	130	140	-	140	
I_{SB}	Standby Power Supply Current (TTL Level) $\overline{CS} \geq V_{IH}$, $V_{CC} = \text{Max.}$, Outputs Open, $f = f_{MAX}$ ⁽³⁾	S		35	-	35	35	35	35	35	35	35	35	-	35	mA
		L		20	-	20	20	20	20	20	20	20	20	-	20	
I_{SB1}	Full Standby Power Supply Current (CMOS Level) $\overline{CS} \geq V_{HC}$, $V_{CC} = \text{Max.}$, $f = 0$ ⁽³⁾	S		30	-	30	35	30	35	30	35	30	35	-	35	mA
		L		1.5	-	1.5	4.5	1.5	4.5	1.5	4.5	1.5	4.5	-	4.5	

4

NOTES:

- All values are maximum guaranteed values.
- Write cycle current specifications are included to aid in the design of extremely sensitive applications. It should be noted that in most systems the ratio of read cycles to write cycles is extremely high. When comparing these figures to those on other data sheets, we recommend that the read cycle data is used (especially where "Average" current consumption figures are specified).
- At $f = f_{MAX}$ address and data inputs are cycling at the maximum frequency of read cycles of $1/f_{RC}$. $f = 0$ means no input lines change.
- Preliminary data for military devices only.

CAPACITANCE ($T_A = +25^\circ C$, $f = 1.0\text{MHz}$)

SYMBOL	PARAMETER ⁽¹⁾	CONDITIONS	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN} = 0V$	11	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	11	pF

NOTE:

- This parameter is determined by device characterization but is not production tested.

TRUTH TABLE ($V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$)

\overline{WE}	\overline{CS}	OUTPUT	MODE
X	H	Hi-Z	Standby (I_{SB})
X	V_{HC}	Hi-Z	Standby (I_{SB1})
H	L	D_{OUT}	Read
L	L	Hi-Z	Write

NOTE:

- H = V_{IH} , L = V_{IL} , X = Don't Care

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only) $V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)		MAX.		UNIT	
				$V_{CC} @ 2.0V$	$V_{CC} @ 3.0V$	$V_{CC} @ 2.0V$	$V_{CC} @ 3.0V$		
V_{DR}	V_{CC} for Data Retention	-	2.0	-	-	-	-	V	
I_{CCDR}	Data Retention Current	$\overline{CS} \geq V_{HC}$	MIL.	-	50	75	2000	3000	μA
			COM'L.	-	50	75	500	750	
$t_{CDR}^{(3)}$	Chip Deselect to Data Retention Time		0	-	-	-	-	ns	
$t_R^{(3)}$	Operation Recovery Time		$t_{RC}^{(2)}$	-	-	-	-	ns	

NOTES:

- $T_A = +25^\circ C$
- t_{RC} = Read Cycle Time
- This parameter is guaranteed, but not tested.

LOW V_{CC} DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load
 (for t_{OLZ} , t_{CLZ} , t_{OHZ} ,
 t_{WHZ} , t_{CHZ} , t_{OW})

*Including scope and jig.

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, All Temperature Ranges)


SYMBOL	PARAMETER	71257S20 ⁽¹⁾	71257S25	71257S35	71257S45	71257S55	71257S70 ⁽²⁾	UNIT						
		71257L20 ⁽¹⁾	71257L25	71257L35	71257L45	71257L55	71257L70 ⁽²⁾							
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.					
READ CYCLE														
t_{RC}	Read Cycle Time	20	–	25	–	35	–	45	–	55	–	70	–	ns
t_{AA}	Address Access Time	–	20	–	25	–	35	–	45	–	55	–	70	ns
t_{ACS}	Chip Select Access Time	–	20	–	25	–	35	–	45	–	55	–	70	ns
t_{CLZ}	Chip Select to Output in Low Z ⁽³⁾	5	–	5	–	5	–	5	–	5	–	5	–	ns
t_{PU}	Chip Select to Power Up Time ⁽³⁾	0	–	0	–	0	–	0	–	0	–	0	–	ns
t_{PD}	Chip Deselect to Power Down Time ⁽³⁾	–	20	–	25	–	35	–	45	–	55	–	70	ns
t_{CHZ}	Chip Deselect to Output in High Z ⁽³⁾	–	10	–	13	–	15	–	20	–	25	–	30	ns
t_{OH}	Output Hold from Address Change	5	–	5	–	5	–	5	–	5	–	5	–	ns

NOTES:


1. 0°C to +70°C temperature range only.
2. -55°C to +125°C temperature range only.
3. This parameter guaranteed but not tested.

4


TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾



TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2)



TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3)



NOTES:

1. WE is high for read cycle.
2. Device is continuously selected, CS-bar = V_{IL}.
3. Address valid prior to or coincident with CS-bar transition low.
4. Transition is measured ±200mV from steady state with 5pF load (including scope and jig).

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, All Temperature Ranges)


SYMBOL	PARAMETER	71257S20 ⁽¹⁾ 71257L20 ⁽¹⁾		71257S25 71257L25		71257S35 71257L35		71257S45 71257L45		71257S55 71257L55		71257S70 ⁽²⁾ 71257L70 ⁽²⁾		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
WRITE CYCLE														
t_{WC}	Write Cycle Time	20	–	20	–	30	–	40	–	50	–	60	–	ns
t_{CW}	Chip Select to End of Write	20	–	20	–	30	–	40	–	50	–	60	–	ns
t_{AW}	Address Valid to End of Write	20	–	20	–	30	–	40	–	50	–	60	–	ns
t_{AS}	Address Set-up Time	0	–	0	–	0	–	0	–	0	–	0	–	ns
t_{WP}	Write Pulse Width	20	–	20	–	30	–	40	–	50	–	60	–	ns
t_{WR}	Write Recovery Time	0	–	0	–	0	–	0	–	0	–	0	–	ns
t_{WHZ}	Write Enable to Output in High Z ⁽³⁾	–	13	–	13	–	15	–	20	–	25	–	30	ns
t_{DW}	Data Valid to End of Write	15	–	15	–	20	–	25	–	30	–	35	–	ns
t_{DH}	Data Hold Time	0	–	0	–	0	–	0	–	0	–	0	–	ns
t_{OW}	Output Active from End of Write ⁽³⁾	5	–	5	–	5	–	5	–	5	–	5	–	ns

NOTES:


1. 0°C to +70°C temperature range only.
2. -55°C to +125°C temperature range only.
3. This parameter guaranteed but not tested.

4

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (1, 2, 3)
(WE CONTROLLED TIMING)




TIMING WAVEFORM OF WRITE CYCLE NO. 2 (1, 2, 3, 4)
(CS CONTROLLED TIMING)



NOTES:

1. \overline{WE} or \overline{CS} must be high during all address transitions.
2. A write occurs during the overlap (t_{CW} or t_{WP}) of a low \overline{CS} and a low \overline{WE} .
3. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of the write cycle.
4. If the \overline{CS} low transition occurs simultaneous with or after the \overline{WE} low transition, the outputs remain in the high impedance state.
5. Transition is measured $\pm 200\text{mV}$ from steady state with a 5pF load (including scope and jig).

ORDERING INFORMATION



4