
HM5117805B Series

2,097,152-word × 8-bit Dynamic Random Access Memory

HITACHI

ADE-203-457B (Z)

Rev. 2.0

Jun. 28, 1996

Description

The Hitachi HM5117805B is a CMOS dynamic RAM organized 2,097,152-word × 8-bit. It employs the most advanced CMOS technology for high performance and low power. The HM5117805B offers Extended Data Out (EDO) Page Mode as a high speed access mode. Multiplexed address input permits the HM5117805B to be packaged in standard 28-pin plastic SOJ and 28-pin TSOP.

Features

- Single 5 V ($\pm 10\%$)
- High speed
 - Access time: 60 ns/70 ns/80 ns (max)
- Low power dissipation
 - Active mode: 660mW/605 mW/550 mW(max)
 - Standby mode : 11 mW (max)
 - : 0.83 mW (max) (L-version)
- EDO page mode capability
- Long refresh period
 - 2048 refresh cycles : 32 ms
 - : 128 ms (L-version)
- 4 variations of refresh
 - RAS-only refresh
 - CAS-before-RAS refresh
 - Hidden refresh
 - Self refresh (L-version)
- Battery backup operation (L-version)

This specification is fully compatible with the 16-Mbit DRAM specifications from TEXAS INSTRUMENTS.

HM5117805B Series

Ordering Information

Type No.	Access time	Package
HM5117805BJ-6	60 ns	400-mil 28-pin plastic SOJ (CP-28DA)
HM5117805BJ-7	70 ns	
HM5117805BJ-8	80 ns	
HM5117805BLJ-6	60 ns	
HM5117805BLJ-7	70 ns	
HM5117805BLJ-8	80 ns	
HM5117805BS-6* ¹	60 ns	300-mil 28-pin plastic SOJ (CP-28DNA)
HM5117805BS-7* ¹	70 ns	
HM5117805BS-8* ¹	80 ns	
HM5117805BLS-6* ¹	60 ns	
HM5117805BLS-7* ¹	70 ns	
HM5117805BLS-8* ¹	80 ns	
HM5117805BTT-6	60 ns	400-mil 28-pin plastic TSOP II (TTP-28DA)
HM5117805BTT-7	70 ns	
HM5117805BTT-8	80 ns	
HM5117805BLTT-6	60 ns	
HM5117805BLTT-7	70 ns	
HM5117805BLTT-8	80 ns	
HM5117805BTS-6* ¹	60 ns	300-mil 28-pin plastic TSOP II (TTP-28DB)
HM5117805BTS-7* ¹	70 ns	
HM5117805BTS-8* ¹	80 ns	
HM5117805BLTS-6* ¹	60 ns	
HM5117805BLTS-7* ¹	70 ns	
HM5117805BLTS-8* ¹	80 ns	

Note: 1. Under development

Pin Arrangement


HM5117805BJ/BLJ Series		HM5117805BTT/BLTT Series	
HM5117805BS/BLS Series		HM5117805BTS/BLTS Series	
V _{CC}	1	V _{SS}	28
I/O0	2	I/O7	V _{SS}
I/O1	3	I/O6	I/O7
I/O2	4	I/O5	I/O6
I/O3	5	I/O4	I/O5
WE	6	CAS	I/O4
RAS	7	OE	CAS
NC	8	A9	OE
A10	9	A8	NC
A0	10	A7	A9
A1	11	A6	A8
A2	12	A5	A7
A3	13	A4	A6
V _{CC}	14	V _{SS}	A5
			A4
			V _{SS}

Pin Description

Pin name	Function
A0 to A10	Address input — Row/Refresh address A0 to A10 — Column address A0 to A9
I/O0 to I/O7	Data input/data output
RAS	Row address strobe
CAS	Column address strobe
WE	Read/Write enable
OE	Output enable
V _{cc}	Power supply
V _{ss}	Ground
NC	No connection

HM5117805B Series

Block Diagram



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V_{ss}	V_T	-1.0 to +7.0	V
Supply voltage relative to V_{ss}	V_{cc}	-1.0 to +7.0	V
Short circuit output current	I_{out}	50	mA
Power dissipation	P_T	1.0	W
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	-55 to +125	°C

Recommended DC Operating Conditions ($T_a = 0$ to $+70^\circ\text{C}$)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V_{cc}	4.5	5.0	5.5	V	1
Input high voltage	V_{IH}	2.4	—	6.5	V	1
Input low voltage	V_{IL}	-1.0	—	0.8	V	1

Note: 1. All voltage referred to V_{ss} .

HM5117805B Series

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ±10%, V_{SS} = 0 V)

Parameter	Symbol	HM5117805B						Test conditions	
		-6	-7	-8	Min	Max	Min	Max	
Operating current ^{1, 2}	I _{CC1}	—	120	—	110	—	100	mA	t _{RC} = min
Standby current	I _{CC2}	—	2	—	2	—	2	mA	TTL interface RAS, CAS = V _{IH} Dout = High-Z
		—	1	—	1	—	1	mA	CMOS interface RAS, CAS ≥ V _{CC} - 0.2V Dout = High-Z
Standby current (L-version)	I _{CC2}	—	150	—	150	—	150	μA	CMOS interface RAS, CAS ≥ V _{CC} - 0.2V Dout = High-Z
RAS-only refresh current ²	I _{CC3}	—	120	—	110	—	100	mA	t _{RC} = min
Standby current ¹	I _{CC5}	—	5	—	5	—	5	mA	RAS = V _{IH} CAS = V _{IL} Dout = enable
CAS-before-RAS refresh current	I _{CC6}	—	120	—	110	—	100	mA	t _{RC} = min
EDO page mode current ^{1, 3}	I _{CC7}	—	120	—	110	—	100	mA	t _{HPC} = min
Battery backup current ⁴ (Standby with CBR refresh) (L-version)	I _{CC10}	—	500	—	500	—	500	μA	CMOS interface Dout = High-Z CBR refresh: t _{RC} = 62.5 μs t _{RAS} ≤ 0.3 μs
Self refresh mode current (L-version)	I _{CC11}	—	300	—	300	—	300	μA	CMOS interface RAS, CAS ≤ 0.2V Dout = High-Z
Input leakage current	I _U	-10	10	-10	10	-10	10	μA	0 V ≤ Vin ≤ 7 V
Output leakage current	I _{LO}	-10	10	-10	10	-10	10	μA	0 V ≤ Vout ≤ 7 V Dout = disable
Output high voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High Iout = -2 mA
Output low voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low Iout = 2 mA

- Notes:
1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while RAS = V_{IL}.
 3. Address can be changed once or less while CAS = V_{IH}.
 4. CAS = L (≤ 0.2 V) while RAS = L (≤ 0.2 V).

Capacitance (Ta = 25°C, V_{CC} = 5 V ± 10%)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C ₁₁	—	5	pF	1
Input capacitance (Clocks)	C ₁₂	—	7	pF	1
Output capacitance (Data-in, Data-out)	C _{VO}	—	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\overline{CAS} = V_{IH}$ to disable Dout.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%, V_{SS} = 0 V)^{*1, *2, *18}**Test Conditions**

- Input rise and fall time: 2 ns
- Input levels: V_{IL} = 0 V, V_{IH} = 3 V
- Input timing reference levels: 0.8 V, 2.4 V
- Output timing reference levels: 0.8 V, 2.0 V
- Output load: 1 TTL gate + C_L (100 pF) (Including scope and jig)

HM5117805B Series

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

Parameter	Symbol	HM5117805B						Unit	Notes
		-6	-7	-8	Min	Max	Min	Max	
Random read or write cycle time	t_{RC}	104	—	124	—	144	—	—	ns
RAS precharge time	t_{RP}	40	—	50	—	60	—	—	ns
CAS precharge time	t_{CP}	10	—	13	—	15	—	—	ns
RAS pulse width	t_{RAS}	60	10000	70	10000	80	10000	ns	
CAS pulse width	t_{CAS}	10	10000	13	10000	15	10000	ns	
Row address setup time	t_{ASR}	0	—	0	—	0	—	—	ns
Row address hold time	t_{RAH}	10	—	10	—	10	—	—	ns
Column address setup time	t_{ASC}	0	—	0	—	0	—	—	ns
Column address hold time	t_{CAH}	10	—	13	—	15	—	—	ns
RAS to CAS delay time	t_{RCD}	20	45	20	52	20	60	ns	3
RAS to column address delay time	t_{RAD}	15	30	15	35	15	40	ns	4
RAS hold time	t_{RSH}	15	—	18	—	20	—	—	ns
CAS hold time	t_{CSH}	48	—	58	—	68	—	—	ns
CAS to RAS precharge time	t_{CRP}	5	—	5	—	5	—	—	ns
OE to Din delay time	t_{OED}	15	—	18	—	20	—	ns	5
OE delay time from Din	t_{DZO}	0	—	0	—	0	—	ns	6
CAS delay time from Din	t_{DZC}	0	—	0	—	0	—	ns	6
Transition time (rise and fall)	t_T	2	50	2	50	2	50	ns	7

Read Cycle**HM5117805B**

-6 -7 -8

Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Access time from $\overline{\text{RAS}}$	t_{RAC}	—	60	—	70	—	80	ns	8, 9
Access time from $\overline{\text{CAS}}$	t_{CAC}	—	15	—	18	—	20	ns	9, 10, 17
Access time from address	t_{AA}	—	30	—	35	—	40	ns	9, 11, 17
Access time from $\overline{\text{OE}}$	t_{OEA}	—	15	—	18	—	20	ns	9
Read command setup time	t_{RCS}	0	—	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	12
Read command hold time from $\overline{\text{RAS}}$	t_{RCHR}	60	—	70	—	80	—	ns	
Read command hold time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	0	—	ns	12
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	30	—	35	—	40	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	t_{CAL}	18	—	23	—	28	—	ns	
CAS to output in low-Z	t_{CLZ}	0	—	0	—	0	—	ns	
Output data hold time	t_{OH}	3	—	3	—	3	—	ns	20
Output data hold time from $\overline{\text{OE}}$	t_{OHO}	3	—	3	—	3	—	ns	
Output buffer turn-off time	t_{OFF}	—	15	—	15	—	15	ns	13, 20
Output buffer turn-off to $\overline{\text{OE}}$	t_{OEZ}	—	15	—	15	—	15	ns	13
CAS to Din delay time	t_{CDD}	15	—	18	—	20	—	ns	5
Output data hold time from $\overline{\text{RAS}}$	t_{OHR}	3	—	3	—	3	—	ns	20
Output buffer turn-off to $\overline{\text{RAS}}$	t_{OFR}	—	15	—	15	—	15	ns	20
Output buffer turn-off to $\overline{\text{WE}}$	t_{WEZ}	—	15	—	15	—	15	ns	
$\overline{\text{WE}}$ to Din delay time	t_{WED}	15	—	18	—	20	—	ns	
RAS to Din delay time	t_{RDD}	15	—	18	—	20	—	ns	

HM5117805B Series

Write Cycle

Parameter	Symbol	HM5117805B							
		-6	-7	-8	Min	Max	Min	Max	Unit Notes
Write command setup time	t_{WCS}	0	—	0	—	0	—	—	ns 14
Write command hold time	t_{WCH}	10	—	13	—	15	—	—	ns
Write command pulse width	t_{WP}	10	—	10	—	10	—	—	ns
Write command to RAS lead time	t_{RWL}	10	—	13	—	15	—	—	ns
Write command to CAS lead time	t_{CWL}	10	—	13	—	15	—	—	ns
Data-in setup time	t_{DS}	0	—	0	—	0	—	—	ns 15
Data-in hold time	t_{DH}	10	—	13	—	15	—	—	ns 15

Read-Modify-Write Cycle

Parameter	Symbol	HM5117805B							
		-6	-7	-8	Min	Max	Min	Max	Unit Notes
Read-modify-write cycle time	t_{RWC}	149	—	175	—	199	—	—	ns
RAS to WE delay time	t_{RWD}	82	—	95	—	107	—	—	ns 14
CAS to WE delay time	t_{CWD}	37	—	43	—	47	—	—	ns 14
Column address to WE delay time	t_{AWD}	52	—	60	—	67	—	—	ns 14
OE hold time from WE	t_{OEH}	15	—	18	—	20	—	—	ns

Refresh Cycle

Parameter	Symbol	HM5117805B							
		-6	-7	-8	Min	Max	Min	Max	Unit Notes
CAS setup time (CBR refresh cycle)	t_{CSR}	5	—	5	—	5	—	—	ns
CAS hold time (CBR refresh cycle)	t_{CHR}	10	—	10	—	10	—	—	ns
WE setup time (CBR refresh cycle)	t_{WRP}	0	—	0	—	0	—	—	ns
WE hold time (CBR refresh cycle)	t_{WRH}	10	—	10	—	10	—	—	ns
RAS precharge to CAS hold time	t_{RPC}	0	—	0	—	0	—	—	ns

EDO Page Mode Cycle
HM5117805B
-6 -7 -8

Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
EDO page mode cycle time	t_{HPC}	25	—	30	—	35	—	ns	19
EDO page mode RAS pulse width	t_{RASP}	—	100000	—	100000	—	100000	ns	16
Access time from CAS precharge	t_{CPA}	—	35	—	40	—	45	ns	9, 17
RAS hold time from CAS precharge	t_{CPRH}	35	—	40	—	45	—	ns	
Output data hold time from CAS low	t_{DOH}	3	—	3	—	3	—	ns	9, 17
CAS hold time referred OE	t_{COL}	10	—	13	—	15	—	ns	
CAS to OE setup time	t_{COP}	5	—	5	—	5	—	ns	
Read command hold time from CAS precharge	t_{RCHC}	35	—	40	—	45	—	ns	

EDO Page Mode Read-Modify-Write Cycle
HM5117805B
-6 -7 -8

Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
EDO page mode read-modify-write cycle time	t_{HPRWC}	79	—	90	—	99	—	ns	
WE delay time from CAS precharge	t_{CPW}	54	—	62	—	69	—	ns	14

Refresh

Parameter	Symbol	Max	Unit	Note
Refresh period	t_{REF}	32	ms	2048 cycles
Refresh period (L-version)	t_{REF}	128	ms	2048 cycles

HM5117805B Series

Self Refresh Mode (L-version)

Parameter	Symbol	HM5117805BL						Unit	Notes
		-6	-7	-8	Min	Max	Min	Max	
RAS pulse width (self refresh)	t_{RASS}	100	—	100	—	100	—	—	μs
RAS precharge time (self refresh)	t_{RPS}	110	—	130	—	150	—	—	ns
CAS hold time (self refresh)	t_{CHS}	—50	—	—50	—	—50	—	—	ns

Notes: 1. AC measurements assume $t_T = 2$ ns.


2. An initial pause of 200 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS-only refresh or CAS-before-RAS refresh). If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles are required.
3. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
4. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
5. Either t_{OED} or t_{CDD} must be satisfied.
6. Either t_{DZO} or t_{DZC} must be satisfied.
7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
8. Assumes that $t_{RCD} \leq t_{RCD}$ (max) and $t_{RAD} \leq t_{RAD}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
9. Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
10. Assumes that $t_{RCD} \geq t_{RCD}$ (max) and $t_{RAD} \leq t_{RAD}$ (max).
11. Assumes that $t_{RCD} \leq t_{RCD}$ (max) and $t_{RAD} \geq t_{RAD}$ (max).
12. Either t_{RCH} or t_{RAH} must be satisfied for a read cycles.
13. t_{OFF} (max) and t_{OEZ} (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
14. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}$ (min), $t_{CWD} \geq t_{CWD}$ (min), and $t_{AWD} \geq t_{AWD}$ (min), or $t_{CWD} \geq t_{CWD}$ (min), $t_{AWD} \geq t_{AWD}$ (min) and $t_{CPW} \geq t_{CPW}$ (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
15. These parameters are referred to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
16. t_{RASP} defines RAS pulse width in EDO page mode cycles.
17. Access time is determined by the longest among t_{AA} , t_{CAC} and t_{CPA} .
18. In delayed write or read-modify-write cycles, OE must disable output buffer prior to applying data to the device.

19. t_{HPC} (min) can be achieved during a series of EDO page mode write cycles or EDO page mode read cycles. If both write and read operation are mixed in a EDO page mode \overline{RAS} cycle (EDO page mode mix cycle (1), (2)), minimum value of CAS cycle ($t_{CAS} + t_{CP} + 2 t_r$) becomes greater than the specified t_{HPC} (min) value. The value of CAS cycle time of mixed EDO page mode is shown in EDO page mode mix cycle (1) and (2).
20. Data output turns off and becomes high impedance from later rising edge of \overline{RAS} and \overline{CAS} . Hold time and turn off time are specified by the timing specifications of later rising edge of \overline{RAS} and \overline{CAS} between $t_{OH\text{R}}$ and t_{OH} , and between $t_{OFF\text{R}}$ and t_{OFF} .
21. Please do not use t_{RASS} timing, $10 \mu\text{s} \leq t_{RASS} \leq 100 \mu\text{s}$. During this period, the device is in transition state from normal operation mode to self refresh mode. If $t_{RASS} \geq 100 \mu\text{s}$, then \overline{RAS} precharge time should use t_{RP} instead of t_{RP} .
22. If you use RAS only refresh or CBR burst refresh mode in normal read/write cycles, 2048 cycles of distributed CBR refresh with 15.6 Ms interval should be executed within 32 ms immediately after exiting from and before entering into the self refresh mode.
23. If you use distributed CBR refresh mode with 15.6 μs interval in normal read/write cycle, CBR refresh should be executed within 15.6 μs immediately after exiting from and before entering into self refresh mode.
24. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.
25. XXX: H or L (H: V_{IH} (min) $\leq V_{IN} \leq V_{IH}$ (max), L: V_{IL} (min) $\leq V_{IN} \leq V_{IL}$ (max))
//////: Invalid Dout
When the address, clock and input pins are not described on timing waveforms, their pins must be applied V_{IH} or V_{IL} .


HM5117805B Series

Timing Waveforms^{*25}

Read Cycle





Early Write Cycle



HM5117805B Series


Delayed Write Cycle^{*18}




Read-Modify-Write Cycle^{*18}


HM5117805B Series

RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle

Hidden Refresh Cycle





EDO Page Mode Read Cycle




HM5117805B Series

EDO Page Mode Early Write Cycle




EDO Page Mode Delayed Write Cycle^{*18}


EDO Page Mode Read-Modify-Write Cycle^{*18}



EDO Page Mode Mix Cycle (1)



EDO Page Mode Mix Cycle (2)



Self Refresh Cycle (L-version)*^{21, 22, 23, 24}