



HM 23C1024, HM 23C1024A, HM 23C1024M, HM 23C1024AM
128K X 8 CMOS ROM

General Description

The HM 23C1024 and HM 23C1024A high performance Read Only Memories are organized as 131,072 words by 8 bits with access times from 150 ns to 200 ns. The ROMs are designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations.

The HM 23C1024 offers the simplest operation (no power down). Its programmable chip selects allow up to two 1,024 K ROMs to be Wired-OR without external decoding.

The HM 23C1024A has the automatic power down feature. Power down is controlled by the Chip Enable (\overline{CE}) input. When \overline{CE} goes high, the device will automatically power down and remain in a low power standby mode as long as \overline{CE} remains high. This unique feature provides system level power savings as much as 90 %.

Features

- * 131,072 X 8 bit organization.
- * Single +5 Volt Supply.
- * Access Time - 150/200ns (Max.)
- * Totally static operation.
- * Completely TTL compatible.
- * Low power consumption.
- * Three-state outputs.
- * HM 23C1024
 - Non power down version.
 - Programmable chip selects (\overline{CS}).
- *HM 23C1024A
 - Automatic power down (\overline{CE}).
- * Package HM 23C1024/A - 28 pin 600 mil plastic DIP.
 HM 23C1024M/AM - 28 pin 300 mil plastic SOP.

Pin Assignment

||
HUALS012


HM 23C1024, HM 23C1024M

A15	1	28	V _{cc}
A12	2	27	A14
A7	3	26	A13
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	A16
A2	8	TOP VIEW 21	A10
A1	9	20	CS/CS
A0	10	19	D7
D0	11	18	D6
D1	12	17	D5
D2	13	16	D4
GND	14	15	D3

HM 23C1024A, HM 23C1024AM

A15	1	28	V _{cc}
A12	2	27	A14
A7	3	26	A13
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	A16
A2	8	TOP VIEW 21	A10
A1	9	20	CE/CE
A0	10	19	D7
D0	11	18	D6
D1	12	17	D5
D2	13	16	D4
GND	14	15	D3

Block Diagram



Absolute Maximum Ratings

Parameter	Symbol	Rating	Units
Ambient temperature under bias	T_A	-10 to +80	°C
Storage temperature	T_{STG}	-65 to +150	°C
Power supply voltage	V_{CC}	-0.5 to +7	V
Input voltage	V_{IN}	-0.5 to V_{CC}	V
Output voltage	V_{OUT}	0 to V_{CC}	V
Power dissipation	P_D	1.0	W

* Stresses above those listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. Electrical Characteristics

($T_A=0$ to $+70^\circ\text{C}$, $V_{CC}=5\text{V}\pm10\%$)

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Output High Level	V_{OH}	2.4	-	V_{CC}	V $I_{OH}=-400\mu\text{A}$
Output Low Level	V_{OL}	-	-	0.4	V $I_{OL}=4.0\text{mA}$
Input High Level	V_{IH}	2.2	-	V_{CC}	V
Input Low Level	V_{IL}	-0.5	-	0.8	V
Input Leakage Current	I_{I1}	-	-	10	μA $V_{IN}=0\text{V}$ to V_{CC}
Output Leakage Current	I_{IO}	-	-	10	μA $V_{OUT}=0\text{V}$ to V_{CC}
Operating Supply Current	I_{CC1}	-	-	40	mA Note 1
Operating Supply Current	I_{CC2}	-	-	30	mA Note 2
Standby Supply Current	I_{SB1}	-	-	4	mA Note 3
Standby supply Current	I_{SB2}	-	-	1	mA Note 4

A.C. Electrical Characteristics
 $(T_A=0 \text{ to } 70^\circ\text{C}, V_{cc}=+5V \pm 10\%)$ (Note 7.)

Parameter	Sym.	23C1024-15		23C1024-20		Unit	Condition
		Min.	Max.	Min.	Max.		
Cycle Time	t_{cyc}	150	-	200	-	ns	
Address Access Time	t_{acc}	-	150	-	200	ns	
Output hold after address change	t_{oh}	10	-	10	-	ns	
Chip Enable Access Time	t_{ce}	-	150	-	200	ns	Note 5
Chip Select Access Time	t_{cs}	-	70	-	100	ns	
Output disable Delay	t_{df}	-	50	-	50	ns	Note 6

Notes:

1. Measured with device selected and output unloaded $V_{in}=V_{ih}/V_{il}$, $T_{cyc}=150/200\text{ns}$.
2. Measured with device selected and output unloaded $V_{in}=V_{cc}-0.2\text{V}/0.2\text{V}$, $T_{cyc}=150/200\text{ns}$.
3. Applies to "A" versions only and measured with $CE=2.2\text{V}$ or $CE=0.8\text{V}$.
4. Applies to "A" versions only and measured with $CE=V_{cc}-0.2\text{V}$ or $CE=0.2\text{V}$, $V_{in}=\text{GND}$, or V_{cc} .
5. Applies to "A" versions (power down) only.
6. Outputs high impedance delay (t_{df}) is measured from either CE/\overline{CE} going disabled or CS/\overline{CS} going inactive.
7. A minimum 0.5 ms time delay is required after application of V_{cc} (+5V) before proper device operation is achieved.

Capacitance*
 $(T_A=25^\circ\text{C}, f=1.0\text{MHz})$

Parameter	Symbol	Typ.	Limits	Conditions
			Max.	Unit
Input capacitance	C_{in}	-	5	pF
Output capacitance	C_{out}	-	8	pF


All pins except pin under test are tied to AC ground.

* This parameter is periodically sampled and is not 100% tested.


Test Conditions

Output load	1 TTL load and 100pF
Input transition time	10 ns
Timing reference levels	Input = 1.5V, Output = 0.8V and 2.0V
Input levels	0.4V, 2.4V

Timing Diagram

 Propagation delay from Address (CE/ \overline{CE} =Enable or CS/ \overline{CS} =Active)


Propagation delay from Chip Enable or Chip Select (Address Valid)

**Truth Table****HM 23C1024A/AM**

Mode	CE	A0 - A16	D0 - D7	Power
Read	Active	Valid	Data Out	I_{CC}
Standby	Inactive	*	High -z	I_{SB}

HM 23C1024/M

Mode	CS	A0 - A16	D0 - D7	Power
Read	Active	Valid	Data Out	I_{CC}
Output Disable	Inactive	*	High -z	I_{CC}

Note : "*" means "Active (Valid)" or "Inactive (Invalid)".


Programming Instructions

All HMC Read Only Memories (ROM) utilize computer aided techniques to manufacture and test custom bit patterns. The customer's bit pattern and address information can be supplied to HMC in a number of different ways. HMC can process customer inputs in EPROM, ROM, PROM, paper tape, and computer punched cards. Contact HMC sales representative for complete details on each of the various data input formats.




HM 23C1024, HM 23C1024A, HM 23C1024M, HM 23C1024AM
128K X 8 CMOS ROM

Ordering Information



Order Number	Access Time	Operation Current	Standby Current	Package Type
HM 23C1024-15	150 ns	40 mA		
HM 23C1024-20	200 ns	40 mA	N.A.	28L DIP
HM 23C1024A-15	150 ns	40 mA		
HM 23C1024A-20	200 ns	40 mA	4 mA	28L DIP
HM 23C1024M-15	150 ns	40 mA		
HM 23C1024M-20	200 ns	40 mA	N.A.	28L SOP
HM 23C1024AM-15	150 ns	40 mA		
HM 23C1024AM-20	200 ns	40 mA	4 mA	28L SOP

HMC**HM 23C1024, HM 23C1024A, HM 23C1024M, HM 23C1024AM
128K X 8 CMOS ROM****Bonding Pad Diagram (a)**

Pad No.	Name	X	Y
1	A15	-342.3	2262.2
2	A12	-669.1	2262.2
3	A7	-993.6	2262.2
4	A6	-1279.3	2262.2
5	A5	-1587	2262.2
6	A4	-1871.5	2262.2
7	A3	-2008.3	1990.5
8	A2	-2008.4	-2140.9
9	A1	-1767.8	-2244
10	A0	-1507.9	-2244
11	D0	-1215.6	-2243.6
12	D1	-902.2	-2243.6
13	D2	-588.3	-2243.6
14	GND	-301.9	-2230.5
14*	GND	-47.8	-2243.9
15	D3	216.5	-2243.6
16	D4	530.4	-2243.6
17	D5	843.8	-2243.6
18	D6	1157.8	-2243.6
19	D7	1471.2	-2243.6
20	CS/CE	1762.3	-2244
21	A10	2004.8	-2146.1
22	A16	2003.7	1995.9
23	A11	1795.9	2262.1
24	A9	1508.4	2262.1
25	A8	1167	2262.2
26	A13	874	2262.2
27	A14	589.4	2262.2
28	V _{CC}	267.4	2239.6
28	V _{CC}	-5.6	2206.8

* CHIP SIZE: 4.41 X 4.93 mm