

BAE D **■** 4825771 0013603 844 **CMOS ASYNCHRONOUS FIFO**

256 x 9, 512 x 9, 1K x 9

IDT7200L IDT7201LA IDT7202LA

INTEGRATED DEVICE

FEATURES:

- First-In/First-Out Dual-Port memory
- 256 x 9 organization (IDT7200)
- 512 x 9 organization (IDT7201)
- 1K x 9 organization (IDT7202)
- Low power consumption
 - Active: 770mW (max.)
 - Power-down: 2.75mW (max.)
- Ultra high speed-15ns access time
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- Pin and functionally compatible with 720X family
- Status Flags: Empty, Half-Full, Full
- Auto-retransmit capability
- High-performance CMOS technology
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing #5962-87531, 5962-89666, 5962-89863 and 5962-89536 are listed on this function.


DESCRIPTION:

The IDT7200/7201/7202 are dual-port memories that load and empty data on a first-in/first-out basis. The devices use Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write (\overline{W}) and Read (\overline{R}) pins.

The devices utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features a Retransmit (RT) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.

The IDT7200/7201/7202 are fabricated using IDT's highspeed CMOS technology. They are designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.



5.1

The IDT logo is a registered trademark of integrated Device Technology, Inc.


MILITARY AND COMMERCIAL TEMPERATURE RANGES


AUGUST 1993

©1993 Integrated Device Technology, Inc.

DSC-2000/4

PIN CONFIGURATIONS





TOP VIEW

NOTE:

CERPACK (E28-2) and 600-mil-wide DIP (P28-1 and D28-1) not available for 7200

TOP VIEW

NOTE:

1. LCC (L32-1) not available for 7200

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0 5 to +7 0	-0 5 to +7 0	V
Та	Operating Temperature	0 to +70	-55 to +125	Ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +155	ô
lout	DC Output Current	50	50	mA

NOTE:

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vccм	Military Supply Voltage	4 5	50	5 5	V
Vccc	Commercial Supply Voltage	4 5	50	5 5	٧
GND	Supply Voltage	0	0	0	٧
V _{IH} (1)	Input High Voltage Commercial	2 0	_	-	٧
VIH ⁽¹⁾	Input High Voltage Miltary	22	-	_	٧
V _{IL} (2)	Input Low Voltage Commercial and Military	_	-	0.8	٧

2679 tbl 03

NOTES:

- 1 ViH ≈ 2 6V for XI input (commercial)
- VIH = 2.8V for \overline{XI} input (military)
- 2 1 5V undershoots are allowed for 10ns once per cycle

CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
Cin	Input Capacitance	VIN = 0V	8	рF
Cour	Output Capacitance	Vout = 0V	8	pΕ

NOTE:

1 This parameter is sampled and not 100% tested

2679 tbl 02

5.1

2

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied Exposure to absolute maximum rating conditions for extended periods may affect reliability

INTEGRATED DEVICE

DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = $5.0V\pm10\%$, TA = 0° C to + 70° C; Military: Vcc = $5.0V\pm10\%$, TA = -55° C to + 125° C)

		ID ID Co	T7200 T7201L T7202L mmero 15, 20	.A .A :ial	ID ID	DT7200 172011 172021 Military 4 = 20 r	_A _A /	ID'	172001 17201L 17202L mmerc 25, 35	.A .A ial	
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI ⁽¹⁾	Input Leakage Current (Any Input)	-1	_	1	-10		10	1	_	1	μΑ
ILO ⁽²⁾	Output Leakage Current	-10	_	10	-10	_	10	-10		10	μA
Vон	Output Logic "1" Voltage IOH = -2mA	24	_	_	24	-		2 4	_	—	٧
V OL	Output Logic "0" Voltage IOL = 8mA	 	_	04		_	04			04	٧
ICC1 ⁽³⁾	Active Power Supply Current	Γ-	_	125 ⁽⁴⁾	_		140 ⁽⁴⁾	_		125 ⁽⁴⁾	mA
ICC2 ⁽³⁾	Standby Current (R=W=RS=FL/RT=VIH)	_	_	15	_	_	20			15	mA
Iccs(L) ⁽³⁾	Power Down Current (All Input = Vcc - 0 2V)	T -	_	0.5		-	09		<u> </u>	0.5	mA

NOTES:

- 1. Measurements with 0 4 ≤ VIN ≤ VCC
- 2 \$\overline{R} ≥ VIH, 0.4 ≤ VOUT ≤ VCC
- 3. Icc measurements are made with outputs open (only capacitive loading)
- 4 Tested at f = 20MHz

DC ELECTRICAL CHARACTERISTICS (Continued)

(Commercial: $Vcc = 5.0V\pm10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5.0V\pm10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		ID ID	0T7200 T7201L T7202L Military = 30, 40	.A .A	II II Ce	DT7200 DT7201 DT7202 ommer A = 50 i	LA LA cial	1C	DT7200 T7201L T7202L Military 65, 80,	.A .A	-
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI ⁽¹⁾	Input Leakage Current (Any Input)	-10	_	10	-1		1	-10		10	μА
ILO ⁽²⁾	Output Leakage Current	-10	<u> </u>	10	-10	_	10	-10	_	10	μА
Vон	Output Logic "1" Voltage IOH = -2mA	24	_	_	24	_	_	2.4			٧
Vol	Output Logic "0" Voltage IoL = 8mA			0.4	_		0.4	_		04	٧
ICC1 ⁽³⁾	Active Power Supply Current	-		140 ⁽⁴⁾	-	50	80		70	100	mΑ
Icc2 ⁽³⁾	Standby Current (R=W=RS=FL/RT=VIH)			20		5	8	_	8	15	mA
Iccs(L) ⁽³⁾	Power Down Current (All Input = Vcc - 0 2V)	_	_	09	_	_	0.5	_	_	09	mA

NOTES:

- Measurements with 0.4 ≤ Vin ≤ Vcc.
- 2. R ≥ VIH, 0.4 ≤ VOUT ≤ VCC
- 3. Icc measurements are made with outputs open (only capacitive loading)
- 4. Tested at f = 20MHz

2679 tbl 05

2679 tbl 04

AC ELECTRICAL CHARACTERISTICS(1)

INTEGRATED DEVICE

(Commercial: $Vcc = 5.0V\pm10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5.0V\pm10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		Comn	nercial	Com'	I & Mil.	Commercial		Military		Commercial		
		7200 7201	DL15 LA15 LA15	720 7201	0L20 LA20 LA20	7200 7201	DL25 LA25 LA25	7201 7201	DL30 LA30 LA30	720 7201	0L35 LA35 LA35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
ts	Shift Frequency	_	40		33 3	_	28 5	_	25	_	22 2	MHz
tRC	Read Cycle Time	25	_	30	_	35	_	40	_	45	_	ns
tA	Access Time		15	_	20		25	_	30		35	ns
trr	Read Recovery Time	10	_	10		10	-	10	_	10		ns
trpw	Read Pulse Width ⁽²⁾	15		20		25	_	30	_	35	_	ns
tRLZ	Read Pulse LOW to Data Bus at Low-Z(3)	5	_	5		5	_	5	_	5	_	ns
twLz	Write Pulse HIGH to Data Bus at Low-Z ^{3 4)}	5	_	5	-	5		5	_	10		пѕ
tDV	Data Valid from Read Pulse HIGH	5	_	5	_	5	_	5	_	5	_	ns
tRHZ	Read Pulse HIGH to Data Bus at High-Z ⁽³⁾	_	15	_	15	_	18	_	20	-	20	ns
twc	Write Cycle Time	25	-	30	_	35	_	40		45	_	ns
twpw	Write Pulse Width ⁽²⁾	15	_	20	_	25	_	30		35		пѕ
twn	Write Recovery Time	10		10	_	10		10	_	10		ns
tos	Data Set-up Time	11	-	12		15	_	18	_	18		ns
tDH	Data Hold Time	0	_	0		0	_	0	_	0	-	ns
trsc	Reset Cycle Time	25	_	30	_	35	_	40	_	45		ns
trs	Reset Pulse Width ⁽²⁾	15	_	20		25	_	30		35	_	ns
tass	Reset Set-up Time ⁽³⁾	15	_	20		25	_	30	_	35	_	ns
trsa	Reset Recovery Time	10	_	10		10		10	_	10	_	ns
trtc	Retransmit Cycle Time	25	_	30	-	35	-	40		45	_	ns
trt	Retransmit Pulse Width ⁽²⁾	15	1	20	_	25	_	30	_	35	_	ns
tRTS	Retransmit Set-up Time ⁽³⁾	15	-	20	_	25	_	30	_	35	_	ns
tere	Retransmit Recovery Time	10	_	10	_	10	_	10	_ [10	_	ns
tEFL	Reset to Empty Flag LOW	-	25	_	30	_	35	1	40	_	45	ns
then een	Reset to Half-Full and Full Flag HIGH	_	25	_	30	_	35	_	40	_	45	ns
trtf	Retransmit LOW to Flags Valid		25	_	30	_	35	_	40	_	45	ns
tREF	Read LOW to Empty Flag LOW	_	15	_	20	_	25	_	30		30	ns
tref	Read HIGH to Full Flag HIGH		15	_	20	_	25		30		30	ns
tRPE	Read Pulse Width after EF HIGH	15	_	20		25	_	30	_	35	_	ns
tWEF	Write HIGH to Empty Flag HIGH		15	_	20	_	25	_ [30		30	ns
twff	Write LOW to Full Flag LOW		15		20	_	25		30		30	ns
twhF	Write LOW to Half-Full Flag LOW	_	25	_	30	_	35		40	_	45	ns
tRHF	Read HIGH to Half-Full Flag HIGH	_	25	_	30	_	35	_	40		45	ns
twpf	Write Pulse Width after FF HIGH	15	_	20		25	_	30	_	35	_	ns
txoL	Read/Write to XO LOW		15		20	_	25	_	30	_	35	ns
txoH	Read/Write to XO HIGH		15		20	_	25		30	_	35	ns
txı	XI Pulse Width ⁽²⁾	15	_	20	_	25	_	30	_	35	_	ns
txir	XI Recovery Time	10	_	10	_	10		10	_	10	-	ns
txis	XI Set-up Time	10	_	10		10		10		10		ns

NOTES:

Timings referenced as in AC Test Conditions

Pulse widths less than minimum value are not allowed

3 Values guaranteed by design, not currently tested

4 Only applies to read data flow-through mode

2679 tbl 06

5.1

AC ELECTRICAL CHARACTERISTICS(1) (Continued)

(Commercial: $VCC = 5.0V\pm10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $VCC = 5.0V\pm10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

1	,	Mili	itary	Com'	'l & Mil.	<u></u>		Milit	tary ⁽²⁾			- □ '	1.
		7201	0 L40 1LA40 2LA40	7201	0L50 ILA50 2LA50	7201	0L65 1LA65 2LA65	7200 7201L 7202L	LA80	72011	DL120 LA120 LA120		E .
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Max.	Unit	֡֝֝֞֜֞֓֓֞֜֝֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֡֓֜֝֓֡֓֓֓֡֡֓֜֝֡֡֡֓֜֝֡֡֡֓֜֝֡֡֡֓֜֜֝֡֡֡֜֝֡֡֡֜֝֡֡֡֡֡֡֡֡
ts	Shift Frequency		20		15		125		10		7	MHz	_ ;
tRC	Read Cycle Time	50		65		80		100		140		ns	- , - (
tA	Access Time	<u></u>	40		50		65		80		120	ns	_ ;
trr	Read Recovery Time	10	E	15		15		20		20		ns	_
trpw	Read Pulse Width ⁽³⁾	40		50	_	65		80		120		ns	_
trlz	Read Pulse LOW to Data Bus at Low-Z ⁽⁴⁾	5		10		10		10		10	<u></u>	ns	_
twLZ	Write Pulse HIGH to Data Bus at Low-Z(4 5			15		15		20		20	Γ=_	ns	_
tDV	Data Valid from Read Pulse HIGH	5		5		5		5		5	<u> </u>	ns	_
tRHZ	Read Pulse HIGH to Data Bus at High-Z ⁽⁴⁾	<u> </u>	25	E	30		30		30		35	ns	_
twc	Write Cycle Time	50		65		80		100		140		ns	_
twpw	Write Pulse Width ⁽³⁾	40		50		65	<u> </u>	80		120	<u> </u>	ns	_
twn	Write Recovery Time	10		15		15		20	_	20		ns	_
tDS	Data Set-up Time	20	三	30		30		40		40		ns	_
ton	Data Hold Time	0		5		10		10		10	L-	ns	_
tRSC	Reset Cycle Time	50	三	65		80		100		140		ns	-i
trs	Reset Pulse Width ⁽³⁾	40	三	50		65		80		120		ns	1
trss	Reset Set-up Time ⁽⁴⁾	40		50		65		80		120		ns	-
trsr	Reset Recovery Time	10		15		15		20	<u> </u>	20		ns	_
tRTC	Retransmit Cycle Time	50	_	65		80		100		140		ns	
tRT	Retransmit Pulse Width ⁽³⁾	40		50		65		80	<u> </u>	120	<u> </u>	ns	-
trts	Retransmit Set-up Time ⁽⁴⁾	40		50		65		80	<u>I — </u>	120	<u>l —</u>	ns	_
trtr	Retransmit Recovery Time	10		15		15		20	<u> </u>	20	<u> </u>	ns	_
tEFL	Reset to Empty Flag LOW		50		65		80	<u> </u>	100	<u> </u>	140	ns	-
tHFH,FFH	Reset to Half-Full and Full Flag HiGH	三	50		65		80		100		140	ns	-
trtf	Retransmit LOW to Flags Valid		50		65		80		100		140	ns	_
tref	Read LOW to Empty Flag LOW		30		45	_	60	<u> </u>	60	<u> </u>	60	ns	_
taff	Read HIGH to Full Flag HIGH		35		45		60	<u></u>	60		60	ns	_
tRPE	Read Pulse Width after EF HIGH	40		50		65		80		120		ns	4
tweF	Write HIGH to Empty Flag HIGH	巨	35		45		60		60		60	ns	1
twff	Write LOW to Full Flag LOW	=	35		45		60	_	60	<u> </u>	60	ns	1
twhF	Write LOW to Half-Full Flag LOW		50		65		80		100	<u> </u>	140	ns	4
tRHF	Read HIGH to Half-Full Flag HIGH		50		65		80	<u> </u>	100		140	ns	4
twpF	Write Pulse Width after FF HIGH	40		50		65	<u> </u>	80		120	<u> </u>	ns	4
txol	Read/Write to XO LOW	-	40		50		65	<u> </u>	80		120	ns	_
txon	Read/Write to XO HIGH	Γ	40		50		65		80	<u> </u>	120	ns	ل
txı	XI Pulse Width ⁽³⁾	40		50		65		80		120		ns	Ĵ
txir.	XI Recovery Time	10		10		10	_	10		10		пѕ	Ĺ
txis	XI Set-up Time	10		15	1 -	15	T —	15	Τ	15	T <u>-</u>	ns	j

NOTES:

Timings referenced as in AC Test Conditions

Speed grades 65, 80 and 120 not available in the CERPACK
Pulse widths less than minimum value are not allowed

Values guaranteed by design, not currently tested.Only applies to read data flow-through mode.

2679 tbl 07

IDT7200/7201/7202 CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1K x 9

AC TEST CONDITIONS

Input Pulse Levels	GND to 3 0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1 5V
Output Reference Levels	1 5V
Output Load	See Figure 1

2679 thi 08




Figure 1. Output Load

SIGNAL DESCRIPTIONS

INPUTS:

DATA IN (Do - D8)

Data inputs for 9-bit wide data.

CONTROLS:

RESET (RS)

Reset is accomplished whenever the Reset (RS) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the Read Enable (R) and Write Enable (W) inputs must be in the high state during the window shown in Figure 2, (i.e., trss before the rising edge of RS) and should not change until trsr after the rising edge of RS. Half-Full Flag (\overline{HF}) will be reset to HIGH after Reset (\overline{RS}).

WRITE ENABLE (W)

A write cycle is initiated on the falling edge of this input if the Full Flag (FF) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable (\overline{W}) . Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag (\overline{HF}) will be set to LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (HF) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag (FF) will go LOW, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag (FF) will go HIGH after tRFF, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from \overline{W} , so external changes in W will not affect the FIFO when it is full.

READ ENABLE (R)

A read cycle is initiated on the falling edge of the Read Enable (\overline{R}) provided the Empty Flag (\overline{EF}) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable (R) goes HIGH, the Data Outputs (Qo - Qs) will return to a high-impedance condition until the next Read operation. When all data has been read from the FIFO, the Empty Flag (\overline{EF}) will go LOW, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a high-impedance state. Once a valid write operation has been accomplished, the Empty Flag (EF) will go HIGH after tWEF and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from \overline{R} so external changes in R will not affect the FIFO when it is empty.

FIRST LOAD/RETRANSMIT (FL/RT)

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded (see Operating Modes). In the Single Device Mode, this pin acts as the restransmit input. The Single Device Mode is initiated by grounding the Expansion In (\overline{XI}) .

The IDT7200/7201/7202 can be made to retransmit data when the Retransmit Enable control (\overline{RT}) input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read Enable (R) and Write Enable (W) must be in the high state during retransmit. This feature is useful when less than 256/512/ 1024 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the Half-Full Flag (HF), depending on the relative locations of the read and write pointers.

EXPANSION IN (XI)

This input is a dual-purpose pin. Expansion In (\overline{XI}) is grounded to indicate an operation in the single device mode. Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device in the Depth Expansion or Daisy Chain Mode.

OUTPUTS:

FULL FLAG (FF)

The Full Flag (FF) will go LOW, inhibiting further write operation, when the write pointer is one location less than the read pointer, indicating that the device is full. If the read pointer is not moved after Reset (RS), the Full-Flag (FF) will go LOW after 256 writes for IDT7200, 512 writes for the IDT7201 and 1024 writes for the IDT7202.

^{*} includes scope and jig capacitances

EMPTY FLAG (EF)

The Empty Flag (\overline{EF}) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

EXPANSION OUT/HALF-FULL FLAG (XO/HF)

This is a dual-purpose output. In the single device mode, when Expansion In (\overline{XI}) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag (HF) will be set LOW and will remain set until the difference between the write

pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (HF) is then reset by using rising edge of the read operation.

In the Depth Expansion Mode, Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.

DATA OUTPUTS (Qo - Q8)

Data outputs for 9-bit wide data. This data is in a high-impedance condition whenever Read $(\overline{\bf R})$ is in a high state.




Figure 2. Reset

NOTES:

- 1. EF, FF, HF may change status during Reset, but flags will be valid at trisc
- 2. W and R = VIH around the rising edge of RS




Figure 3. Asynchronous Write and Read Operation




Figure 4. Full Flag From Last Write to First Read




Figure 5. Empty Flag From Last Read to First Write




Figure 6. Retransmit

2679 drw 11




Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse




Figure 8. Minimum Timing for an Full Flag Coincident Write Pulse





Figure 9. Half-Full Flag Timing






Figure 11. Expansion In

OPERATING MODES:

Care must be taken to assure that the appropriate flag is monitored by each system (i.e. \overline{FF} is monitored on the device where \overline{W} is used; \overline{EF} is monitored on the device where \overline{R} is used). For additional information, refer to Tech Note 8: Operating FIFOs on Full and Empty Boundary Conditions and Tech Note 6: Designing with FIFOs.

Single Device Mode

A single IDT7200/7201/7202 may be used when the application requirements are for 256/512/1024 words or less. The IDT7200/7201/7202 is in a Single Device Configuration when the Expansion In (\overline{XI}) control input is grounded (see Figure 12).

Depth Expansion

The IDT7200/7201/7202 can easily be adapted to applications when the requirements are for greater than 256/512/1024 words. Figure 14 demonstrates Depth Expansion using three IDT7200/7201/7202s. Any depth can be attained by adding additional IDT7200/7201/7202s. The IDT7200/7201/7202 operates in the Depth Expansion mode when the following conditions are met:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the high state.
- 3. The Expansion Out (\overline{XO}) pin of each device must be tied to the Expansion In (\overline{XI}) pin of the next device. See Figure 14.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 14.
- The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: Cascading FIFOs or FIFO Modules.

USAGE MODES:

Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF, FF and HF) can be detected from any one device. Figure 13 demonstrates an 18-bit word width by using two IDT7200/7201/7202s. Any word width can be attained by adding additional IDT7200/7201/7202s (Figure 13).

Bidirectional Operation

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7200/7201/7202s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (tWEF + tA) ns after the rising edge of \overline{W} , called the first write edge, and it remains on the bus until the \overline{R} line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after tRHZ ns. The \overline{EF} line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The \overline{R} line causes the \overline{FF} to be deasserted but the \overline{W} line being LOW causes it to be asserted again in anticipation of a new data word. On the rising edge of \overline{W} , the new word is loaded in the FIFO. The \overline{W} line must be toggled when \overline{FF} is not asserted to write new data in the FIFO and to increment the write pointer.

Compound Expansion

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).

79

4825771 0013613




Figure 12. Block Diagram of Single 256/512/1024 x 9 FIFO




Figure 13. Block Diagram of 256/512/1024 x 18 FIFO Memory Used in Width Expansion Mode

2679 drw 15

TABLE I—RESET AND RETRANSMIT

Single Device Configuration/Width Expansion Mode

	inputs			Intern	al Status	Outputs			
Mode	RS	ŘŤ	XI	Read Pointer	Write Pointer	ĒĒ	FF	HF	
Reset	0	Х	0	Location Zero	Location Zero	0	1	1	
Retransmit	1	0	0	Location Zero	Unchanged	X	Х	Х	
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	Х	Х	Х	

NOTE:

1 Pointer will increment if flag is HIGH

2679 tbi 09

TABLE II—RESET AND FIRST LOAD TRUTH TABLE

Depth Expansion/Compound Expansion Mode

		Inputs		Interr	nal Status	Outputs		
Mode	RS	FL	प्रा	Read Pointer	Write Pointer	ĒF	FF	
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1	
Reset All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1	
Read/Write	1	Х	(1)	Х	X	Х	Х	

NOTE:

Tils connected to 双 of previous device See Figure 14 RS = Reset Input, FLRT = First Load/Retransmit, FF = Empty Flag Output, FF = Flag Full Output, 又 = Expansion Input, 中 = Half-Full Flag Output

P P P P




Figure 14. Block Diagram of 768 x 9/1536 x 9/3072 x 9 FIFO Memory (Depth Expansion)




Figure 15. Compound FIFO Expansion

NOTES:

- 1. For depth expsansion block see section on Depth Expansion and Figure 14.
- 2 For Flag detection see section on Width Expansion and Figure 13


IJT

566

4825771 0013615

ΡθE

INTEGRATED DEVICE






Figure 17. Read Data Flow-Through Mode





Figure 18. Write Data Flow-Through Mode



7200

7201 7202 256 x 9-Bit FIFO

512 x 9-Bit FIFO

1024 x 9-Bit FIFO

2679 drw 21

^{* &}quot;A" to be included for 7201 and 7202 ordering part number