



128Kx32 SRAM MODULE

FEATURES


- Access Times of 25 to 45nS
- MIL-STD-883 Compliant Devices Available
- Rad Tolerant Devices Available
- Packaging
 - 66-pin, PGA Type, 1.185 inch square Hermetic Ceramic HIP (Package 401), SMD Number 5962-93187
 - 68 lead, 40mm, Hermetic CQFP (Package 501), SMD Number 5962-95595
 - 68 lead, 40mm Low Profile CQFP, 3.5mm (0.140") (Package 502)
 - 68 lead, Hermetic CQFP (G2), 22mm (0.880 inch) square (Package 500). Designed to fit JEDEC 68 lead 0.990" CQFJ footprint (Fig. 3)

- Organized as 128Kx32, User Configurable as 256Kx16 or 512Kx8
- Commercial, Industrial and Military Temperature Ranges
- 5 Volt Power Supply
- Low Power CMOS
- TTL Compatible Inputs and Outputs
- Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight
 - WS128K32-XHX - 13 grams typical
 - WS128K32-XG4X - 20 grams typical
- Each of these devices is upgradeable to 512Kx32

4

SRAM MODULES

FIG. 1 PIN CONFIGURATION FOR WS128K32N-XHX, SMD 5962-93187



PIN DESCRIPTION

I/O ₀₋₃₁	Data Inputs/Outputs
A ₀₋₁₆	Address Inputs
WE ₁₋₄	Write Enables
CS ₁₋₄	Chip Selects
OE	Output Enable
V _{CC}	Power Supply
GND	Ground
NC	Not Connected

BLOCK DIAGRAM







FIG. 2 PIN CONFIGURATION FOR WS128K32-XG4X, SMD 5962-95595

TOP VIEW



PIN DESCRIPTION

Table with 2 columns: Pin Function and Description. Includes I/O0-31, A0-16, WE, CS1-4, OE, Vcc, GND, and NC.

BLOCK DIAGRAM






FIG. 3 PIN CONFIGURATION FOR WS128K32-XG2X

TOP VIEW




PIN DESCRIPTION

Table with 2 columns: Pin Function and Description. Includes I/O0-31, A0-16, WE1-4, CS1-4, OE, Vcc, GND, and NC.



The White 68 lead G2 CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2 has the TCE and lead inspection advantage of the CQFP form.

BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS

Table with 5 columns: Parameter, Symbol, Min, Max, Unit. Rows include Operating Temperature, Storage Temperature, Signal Voltage Relative to GND, Junction Temperature, and Supply Voltage.

TRUTH TABLE

Table with 6 columns: CS, OE, WE, Mode, Data I/O, Power. Rows show combinations of control signals and their effects on data bus and power state.

RECOMMENDED OPERATING CONDITIONS

Table with 5 columns: Parameter, Symbol, Min, Max, Unit. Rows include Supply Voltage, Input High Voltage, and Input Low Voltage.

CAPACITANCE (TA = +25°C)

Table with 5 columns: Parameter, Symbol, Conditions, Max, Unit. Rows include OE capacitance, WE14 capacitance (HIP (PGA), CQFP G4, CQFP G2), CS14 capacitance, Data I/O capacitance, and Address input capacitance.

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Table with 10 columns: Parameter, Sym, Conditions, and three pairs of Min/Max values for -25, -35, and -45°C. Rows include Input Leakage Current, Output Leakage Current, Operating Supply Current x 32 Mode, Standby Current, Output Low Voltage, and Output High Voltage.

NOTE: DC test conditions: VIH = VCC - 0.3V, VIL = 0.3V

DATA RETENTION CHARACTERISTICS

(TA = -55°C to +125°C)

Table with 12 columns: Parameter, Symbol, Conditions, and three pairs of Min/Typ/Max values for -25, -35, and -45°C. Rows include Data Retention Supply Voltage and Data Retention Current (IDD1 and IDD2).

4

SRAM MODULES



AC CHARACTERISTICS
(Vcc = 5.0V, TA = -55°C to +125°C)

Table with 9 columns: Parameter, Symbol, -25 (Min, Max), -35 (Min, Max), -45 (Min, Max), Units. Rows include Read Cycle Time, Address Access Time, Output Hold from Address Change, etc.


1. This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS
(Vcc = 5.0V, TA = -55°C to +125°C)

Table with 9 columns: Parameter, Symbol, -25 (Min, Max), -35 (Min, Max), -45 (Min, Max), Units. Rows include Write Cycle Time, Chip Select to End of Write, Address Valid to End of Write, etc.

1. This parameter is guaranteed by design but not tested.

FIG. 4
AC TEST CIRCUIT




AC TEST CONDITIONS

Table with 3 columns: Parameter, Typ, Unit. Rows include Input Pulse Levels, Input Rise and Fall, Input and Output Reference Level, Output Timing Reference Level.

NOTES:
VZ is programmable from -2V to +7V.
Iin & Ioh programmable from 0 to 16mA.
Tester Impedance Z0 = 75 Ω.
VZ is typically the midpoint of Voh and Vol.
Iin & Ioh are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.



FIG. 5
TIMING WAVEFORM - READ CYCLE



4

SRAM MODULES

FIG. 6
WRITE CYCLE - \overline{WE} CONTROLLED





FIG. 7
WRITE CYCLE - \overline{CS} CONTROLLED





ORDERING INFORMATION

W S 128K 32 X - XXX X X X

SPECIAL PROCESSING:

E = Epitaxial Layer

DEVICE GRADE:

Q = MIL-STD-883 Compliant

M = Military Screened -55°C to +125°C

I = Industrial -40°C to +85°C

C = Commercial 0°C to +70°C

PACKAGE TYPE:

H = Ceramic Hex-In-line Package, HIP (Package 401)

G2 = 22 mm Ceramic Quad Flat Pack, CQFP (Package 500)

G4 = 40 mm Ceramic Quad Flat Pack, CQFP (Package 501)

G4T = 40 mm Low Profile CQFP (Package 502)

ACCESS TIME in nS

IMPROVEMENT MARK:

N = No Connect at pin 8, 21, 28 and 39 in HIP for Upgrades

ORGANIZATION, 128Kx32

User configurable as 256Kx16 or 512Kx8

SRAM

WHITE MICROELECTRONICS

SRAM MODULES

Device Type	Speed	Package	SMD Number
128K x 32 SRAM Module	45nS	66 pin HIP	5962-93187 06HXX
128K x 32 SRAM Module	35nS	66 pin HIP	5962-93187 07HXX
128K x 32 SRAM Module	25nS	66 pin HIP	5962-93187 08HXX
128K x 32 SRAM Module	45nS	68 pin CQFP	5962-95595 06HXX
128K x 32 SRAM Module	35nS	68 pin CQFP	5962-95595 07HXX
128K x 32 SRAM Module	25nS	68 pin CQFP	5962-95595 08HXX