



Mosaic Semiconductor Inc.


32,768 x 8 CMOS High Speed Static RAM

Features

- Access Times of 85/100/120/150 ns
- Standard 28 pin DIL/ 32 pad LCC footprint
- Available in 28 pin VIL™ and FlatPack packages
- Low Power Standby - 10 μW (typ) L version
- Low Power Operation - 40 mW (typ) L version
- Completely Static Operation
- Battery back-up capability
- Directly TTL compatible
- Common Data Inputs and Outputs
- May be Screened in accordance with MIL-STD-883C

VIL™ is a Trade Mark of Mosaic Semiconductor Inc.

Block Diagram





32K x 8 SRAM

MSM832-85/10/12/15

Issue 3.0 : August 1990

Pin Definitions



Pin Functions

- A0-A14** Address inputs
- D0-7** Data Input/Output
- CS** Chip Select
- OE** Output Enable
- WE** Write Enable
- V_{CC}** Power(+5V)
- GND** Ground

Package Details

Pin Count	Description	Package Type	Material	Pin Out
28	0.6" Dual-in-Line (DIP)	S	Ceramic	JEDEC
28	0.3" Dual-in-Line (DIP)	T	Ceramic	JEDEC
28	0.1" Vertical-in-Line (VIL™)	V	Ceramic	JEDEC
28	Bottom Brazed FlatPack	G	Ceramic	JEDEC
32	Leadless Chip Carrier (LCC)	W	Ceramic	JEDEC
32	J-Leaded Chip Carrier (JLCC)	J	Ceramic	JEDEC

Package dimensions and outlines are displayed on pages 6&7.

VIL PAT PENDING

Absolute Maximum Ratings ⁽¹⁾

Voltage on any pin relative to V_{SS} ⁽²⁾	V_T	-0.5V to +7	V
Power Dissipation	P_T	1	W
Storage Temperature	T_{STG}	-55 to +150	°C

Notes : (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) Pulse width:- 3.0V for less than 50ns.

Recommended Operating Conditions

		<i>min</i>	<i>typ</i>	<i>max</i>	
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Input High Voltage	V_{IH}	2.2	-	$V_{CC}+0.3$	V
Input Low Voltage	V_{IL}	-0.3	-	0.8	V
Operating Temperature	T_A	0	-	70	°C
	T_{AL}	-40	-	85	°C (832I)
	T_{AM}	-55	-	125	°C (832M,832MB)

DC Electrical Characteristics ($V_{CC} = 5.0V \pm 10\%$, $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$)

Parameter	Symbol	Test Condition	<i>min</i>	<i>typ</i>	<i>max</i>	Unit
Input Leakage Current	I_{LI}	$V_{IN}=0V$ to V_{CC}	-	-	2	μA
Output Leakage Current	I_{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$, $V_{IO}=\text{GND}$ to V_{CC}	-	-	2	μA
Operating Supply Current	I_{CC}	$\overline{CS}=V_{IL}$, $I_{IO}=0\text{mA}$, I/P's Static	-	8	15	mA
Average Supply Current	I_{CC1}	$\overline{CS}=V_{IL}$, $I_{IO}=0\text{mA}$, Min. Cycle, Duty=100%	-	50	70	mA
Standby Supply Current	I_{SB}	$\overline{CS}=V_{IH}$, I/P's static	-	0.5	3	mA
	I_{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, $0.2V \geq V_{IN} \geq V_{CC}-0.2V$	-	0.04	2	mA
-L Version	I_{SB2}	As above	-	-	200	μA
Output Voltage	V_{OL}	$I_{OL}=2.1\text{mA}$	-	-	0.4	V
	V_{OH}	$I_{OH}=-1.0\text{mA}$	2.4	-	-	V

Typical values are at $V_{CC}=5.0V$, $T_A=25^\circ\text{C}$ and specified loading.

Capacitance ($V_{CC}=5V \pm 10\%$, $T_A=25^\circ\text{C}$)

Parameter	Symbol	Test Condition	<i>typ</i>	<i>max</i>	Unit
Input Capacitance:	C_{IN}	$V_{IN} = 0V$	-	6	pF
I/O Capacitance:	C_{IO}	$V_{IO} = 0V$	-	8	pF

Note: This parameter is sampled and not 100% tested.

AC Test Conditions


- * Input pulse levels: 0V to 3.0V
- * Input rise and fall times: 5ns
- * Input and Output timing reference levels: 1.5V
- * Output load: 1 TTL gate + 100pF
- * $V_{CC}=5V \pm 10\%$

Electrical Characteristics & Recommended AC Operating Conditions

Read Cycle

Parameter	Symbol	-85		-10		-12		-15		Unit
		min	max	min	max	min	max	min	max	
Read Cycle Time	t_{RC}	85	-	100	-	120	-	150	-	ns
Address Access Time	t_{AA}	-	85	-	100	-	120	-	150	ns
Chip Select Access Time	t_{ACS}	-	85	-	100	-	120	-	150	ns
Output Enable to Output Valid	t_{OE}	-	45	-	50	-	60	-	70	ns
Output Hold from Address Change	t_{OH}	5	-	10	-	10	-	10	-	ns
Chip Selection to Output in Low $Z^{(3)}$	t_{CLZ}	10	-	10	-	10	-	10	-	ns
Output Enable to Output in Low $Z^{(3)}$	t_{OLZ}	5	-	5	-	5	-	5	-	ns
Chip Deselection to Output in High $Z^{(3)}$	t_{CHZ}	0	30	0	35	0	40	0	50	ns
Output Disable to Output in High $Z^{(3)}$	t_{OHZ}	0	30	0	35	0	40	0	50	ns

Read Cycle Timing Waveform (1)




Notes:

- (1) \overline{WE} is High for Read Cycle.
- (2) Address valid prior to or coincident with \overline{CS} transition Low.
- (3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.


Write Cycle

Parameter	Symbol	-85		-10		-12		-15		Unit
		min	max	min	max	min	max	min	max	
Write Cycle Time	t_{WC}	85	-	100	-	120	-	150	-	ns
Chip Selection to End of Write	t_{CW}	75	-	80	-	85	-	100	-	ns
Address Valid to End of Write	t_{AW}	75	-	80	-	85	-	100	-	ns
Address Setup Time	t_{AS}	0	-	0	-	0	-	0	-	ns
Write Pulse Width	t_{WP}	60	-	60	-	70	-	90	-	ns
Write Recovery Time	t_{WR}	10	-	0	-	0	-	0	-	ns
Write to Output in High Z ⁽⁹⁾	t_{WHZ}	0	30	0	35	0	40	0	50	ns
Data to Write Time Overlap	t_{DW}	40	-	40	-	50	-	60	-	ns
Data Hold from Write Time	t_{DH}	0	-	0	-	0	-	0	-	ns
Output Disable to Output in High Z ⁽⁹⁾	t_{OHZ}	0	30	0	35	0	40	0	50	ns
Output Active from End of Write	t_{OW}	5	-	5	-	5	-	5	-	ns

Write Cycle No.1 Timing Waveform



Write Cycle No.2 Timing Waveform (5)



AC Write Characteristics Notes


- (1) A write occurs during the overlap (t_{wp}) of a low \overline{CS} and a low \overline{WE} .
- (2) t_{wr} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} low transition, outputs remain in a high impedance state.
- (5) \overline{OE} is continuously low. ($\overline{OE}=V_{il}$)
- (6) D_{out} is in the same phase as written data of this write cycle.
- (7) D_{out} is the read data of next address.
- (8) If \overline{CS} is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied to I/O pins.
- (9) t_{whz} and t_{ohz} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

Low V_{cc} Data Retention Characteristics - L Version Only

Parameter	Symbol	Test Condition	min	typ	max	Unit
V_{cc} for Data Retention	V_{DR}	$\overline{CS} \geq V_{cc} - 0.2V$	2.0	-	-	V
Data Retention Current		$V_{cc} = 3.0V, \overline{CS} \geq 2.8V$				
	I_{CCDR1}	$T_{OP} = T_A$	-	8	30	μA
	I_{CCDR2}	$T_{OP} = T_{AI}$	-	-	50	μA
	I_{CCDR3}	$T_{OP} = T_{AM}$	-	-	170	μA
Chip Deselect to Data Retention Time	t_{CDR}	See Retention Waveform	0	-	-	ns
Operation Recovery Time	t_R	See Retention Waveform	$t_{RC}^{(1)}$	-	-	ns


Notes (1) t_{RC} = Read Cycle Time

Data Retention Waveform




Package Details dimensions in mm (inches)


28 pin 0.6" Dual-In-Line (DIL) - 'S' Package



28 pin 0.3" Dual-In-Line (DIL) - 'T' Package




28 pin 0.1" Vertical-In-Line (VIL) - 'V' Package




Tolerance on all dimensions ± 0.254 (0.01)

Package Details dimensions in mm (inches)


28 lead Ceramic FlatPack - 'G' Package



32 pad Leadless Chip Carrier (LCC) - 'W' Package



32 pad 'J' Leadless Chip Carrier (JLCC) - 'J' Package



Tolerance on all dimensions ± 0.254 (0.01)

Military Screening Procedure

Component Screening Flow for high reliability parts in accordance with Mil-883C method 5004 is shown below:

MB COMPONENT SCREENING FLOW		
SCREEN	TEST METHOD	LEVEL
Visual and Mechanical		
Internal visual	2010 Condition B or manufacturers equivalent	100%
Temperature cycle	1010 Condition C (10 Cycles, -65°C to +150°C)	100%
Constant acceleration	2001 Condition E (Y, only) (30,000g)	100%
Pre-Burn-in electrical	Per applicable device specifications at $T_A=+25^\circ\text{C}$	100%
Burn-in	Method 1015, Condition D, $T_A=+125^\circ\text{C}$, 160hrs min	100%
Final Electrical Tests	Per applicable Device Specification	
Static (dc)	a) @ $T_A=+25^\circ\text{C}$ and power supply extremes b) @ temperature and power supply extremes	100% 100%
Functional	a) @ $T_A=+25^\circ\text{C}$ and power supply extremes b) @ temperature and power supply extremes	100% 100%
Switching (ac)	a) @ $T_A=+25^\circ\text{C}$ and power supply extremes b) @ temperature and power supply extremes	100% 100%
Percent Defective allowable (PDA)	Calculated at post-burn-in at $T_A=+25^\circ\text{C}$	5%
Hermeticity	1014	
Fine	Condition A	100%
Gross	Condition C	100%
External Visual	2009 Per vendor or customer specification	100%

Ordering Information

MSM832SLMB-10

Speed	85 = 85 ns 10 = 100 ns 12 = 120 ns 15 = 150 ns
Temp. range/screening	Blank = Commercial I = Industrial M = Military MB = May be screened in accordance with MIL-STD-883B rev C
Standard/Low Power	Blank = Standard Power L = Low Power
Package	S = 28 pin 0.6" DIL T = 28 pin 0.3" DIL V = 28 pin 0.1" VIL G = 28 pin FlatPack W = 32 pad LCC J = 32 pad JLCC

mosaic

Mosaic
Semiconductor
Inc.

The policy of the company is one of continuous development and while the information presented in this data sheet is believed to be accurate, no liability is assumed for any data contained within. The company reserves the right to make changes without notice at any time.

7420 Carroll Road
San Diego, CA 92121
Tel: (619) 271 4565
FAX: (619) 271 6058