The MilQor* series of high-reliability DC-DC converters brings SynQor's field proven high-efficiency synchronous rectifier technology to the Military/Aerospace industry. SynQor's innovative QorSeal" packaging approach ensures survivability in the most hostile environments. Compatible with the industry standard format, these converters operate at a fixed frequency, have no opto-isolators, and follow conservative component derating guidelines. They are designed and manufactured to comply with a wide range of military standards.

## Design Process

MQFL series converters are:

- Designed for reliability per NAVSO-P3641-A guidelines
- Designed with components derated per:
— MIL-HDBK-1547A
- NAVSO P-3641A


## Qualification Process

MQFL series converters are qualified to:

- MIL-STD-810F
- consistent with RTCA/D0-160E
- SynQor's First Article Qualification
— consistent with MIL-STD-883F
- SynQor's Long-Term Storage Survivability Qualification
- SynQor's on-going life test


## In-Line Manufacturing Process

-AS9100 and ISO 9001:2000 certified facility

- Full component traceability
-Temperature cycling
- Constant acceleration
-24, 96, 160 hour burn-in
-Three level temperature screening

IVMTM


Designed \& Manufactured in the USA Featuring QorSeal" Hi-Rel Assembly

## Features

- Fixed switching frequency
- No opto-isolators
- Parallel operation with current share
- Clock synchronization
- Primary and secondary referenced enable
- Continuous short circuit and overload protection
- Input under-voltage and over-voltage shutdown
- Output voltage trim


## Specification Compliance

MQFL series converters (with MQME filter) are designed to meet:

- MIL-HDBK-704-7 (A through F)
- RTCA/DO-160 Section 16
- MIL-STD-1275
- DEF-STAN 61-5 (part 6)/5
- MIL-STD-461 (C, D, E)
- RTCA/DO-160 Section 22

BLOCK DIAGRAM


TYPICAL CONNECTION DIAGRAM

270 Vdc

ENA 2
SHARE
TRIM
-VOUT
OUT RTN
$+V O U T$

12


## MQFL-270-05D ELECTRICAL CHARACTERISTICS (Continued)

| Parameter | Min. | Tур. | Max. | Units | Notes \& Conditions <br> Vin $=270 \mathrm{~V}$ dc $\pm 5 \%$, Iout $=24 \mathrm{~A}, \mathrm{CL}=0 \mu \mathrm{~F}$, free running (see <br> Note 10) unless otherwise specified | Group A Subgroup (see Note 14) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EFFICIENCY |  |  |  |  |  |  |
| Iout $=24 \mathrm{~A}$ (155Vin) | 86 | 89 |  | \% |  | 1, 2, 3 |
| Iout $=12 \mathrm{~A}(155 \mathrm{Vin})$ | 87 | 89 |  | \% |  | 1, 2, 3 |
| Iout $=24 \mathrm{~A}(270 \mathrm{Vin})$ | 85 | 88 |  | \% |  | 1, 2, 3 |
| Iout $=12 \mathrm{~A}(270 \mathrm{Vin})$ | 84 | 87 |  | \% |  | 1, 2, 3 |
| Iout $=24 \mathrm{~A}(400 \mathrm{Vin})$ | 83 | 86 |  | \% |  | 1, 2, 3 |
| Iout $=12 \mathrm{~A}(400 \mathrm{Vin})$ | 80 | 83 |  | \% |  | 1, 2, 3 |
| Load Fault Power Dissipation |  | 22 | 36 | W | Iout at current limit inception point; See Note 4 | 1, 2, 3 |
| Short Circuit Power Dissipation |  | 24 | 34 | W | + Vout $\leq+1.2 \mathrm{~V} ;-$ Vout $\geq-1.2 \mathrm{~V}$ | 1, 2, 3 |
| ISOLATION CHARACTERISTICS |  |  |  |  |  |  |
| Isolation Voltage (dielectric strength) |  |  |  |  |  |  |
| Input RTN to Output RTN | 500 |  |  | V |  | 1 |
| Any Input Pin to Case | 500 |  |  | V |  | 1 |
| Any Output Pin to Case | 500 |  |  | V |  | 1 |
| Isolation Resistance (input rtn to output rtn) | 100 |  |  | $\mathrm{M} \Omega$ |  | 1 |
| Isolation Resistance (any pin to case) | 100 |  |  | $M \Omega$ |  | 1 |
| Isolation Capacitance (input rtn to output rtn) |  | 44 |  | nF |  | 1 |
| FEATURE CHARACTERISTICS |  |  |  |  |  |  |
| Switching Frequency (free running) | 500 | 550 | 600 | kHz |  | 1, 2, 3 |
| Synchronization Input ${ }_{\text {S }}$ |  |  |  |  |  |  |
| Frequency Range | 500 |  | 700 | kHz |  | 1, 2, 3 |
| Logic Level High | 2.0 |  | 5.5 | V |  | 1, 2, 3 |
| Logic Level Low | -0.5 |  | 0.8 | V |  | 1, 2, 3 |
| Duty Cycle | 20 |  | 80 | \% |  | See Note 5 |
| Synchronization Output |  |  |  |  |  |  |
| Pull Down Current | 20 |  |  | mA | VSYNC OUT $=0.8 \mathrm{~V}$ | See Note 5 |
| Duty Cycle | 25 |  | 80 | \% | Output connected to SYNC IN of other MQFL unit | See Note 5 |
| Enable Control (ENA1 and ENA2) |  |  |  |  |  |  |
| Off-State Voltage |  |  | 0.8 | V |  | 1, 2, 3 |
| Module Off Pulldown Current | 80 |  |  | $\mu \mathrm{A}$ | Current drain required to ensure module is off | See Note 5 |
| On-State Voltage | 2 |  |  | V |  | 1, 2, 3 |
| Module On Pin Leakage Current |  |  | 20 | $\mu \mathrm{A}$ | Imax drawn from pin allowed, module on | See Note 5 |
| Pull-Up Voltage | 3.2 | 4.0 | 4.5 | V | See Figure A | 1, 2, 3 |
| RELIABILITY CHARACTERISTICS |  |  |  |  |  |  |
| Calculated MTBF (MIL-STD-217F2) |  |  |  |  |  |  |
| GB @ Tcase $=70^{\circ} \mathrm{C}$ |  | 2600 |  | $10^{3} \mathrm{Hrs}$. |  |  |
| AIF @ Tcase $=70^{\circ} \mathrm{C}$ |  | 300 |  | $10^{3} \mathrm{Hrs}$. |  |  |
| WEIGHT CHARACTERISTICS |  |  |  |  |  |  |
| Device Weight |  | 79 |  | g |  |  |
| Electrical Characteristics Notes |  |  |  |  |  |  |
| 1. Converter will undergo input over-voltage shutdown. |  |  |  |  |  |  |
| 2. Derate output power to $50 \%$ of rated power at Tcase $=135^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| 3. High or low state of input voltage must persist for about $200 \mu$ s to be acted on by the lockout or shutdown circuitry. |  |  |  |  |  |  |
| 4. Current limit inception is defined as the point where the output voltage has dropped to $90 \%$ of its nominal value. |  |  |  |  |  |  |
| 5. Parameter not tested but guaranteed to the limit specified. |  |  |  |  |  |  |
| 6 . Load current transition time $\geq 10 \mu \mathrm{~s}$. |  |  |  |  |  |  |
| 7. Settling time measured from start of transient to the point where the output voltage has returned to $\pm 1 \%$ of its final value. |  |  |  |  |  |  |
| 8. Line voltage transition time $\geq 250 \mu \mathrm{~s}$. |  |  |  |  |  |  |
| 9. Input voltage rise time $\geq 250 \mu \mathrm{~s}$. |  |  |  |  |  |  |
| 10. Operating the converter at a synchronization frequency above the free running frequency will slightly reduce the converter's efficiency and may also cause a slight reduction in the maximum output current/power available. For more information consult the factory. |  |  |  |  |  |  |
| 11. After a disable or fault event, module is inhibited from restarting for 300 ms . See Shut Down section. |  |  |  |  |  |  |
| 12. All +Vout and -Vout voltage measurements are made with Kelvin probes on the output leads. |  |  |  |  |  |  |
| 14. Only the ES and HB grade products are tested at three temperatures. The B and C grade products are tested at one temperature. Please refer to the ESS table for details. |  |  |  |  |  |  |
| 15. These derating curves apply for the ES- and temperature rise of $20^{\circ} \mathrm{C}$ above TCASE. The Bfull load. <br> 16. Converter delivers current into a persisting | grade e produ circuit | oducts. t has a <br> r up to | he C- gr aximum second. | de produc case temp <br> See Curre | ct has a maximum case temperature of $100^{\circ} \mathrm{C}$ and a maxim perature of $85^{\circ} \mathrm{C}$ and a maximum junction temperature rise <br> Limit in the Application Notes section. | mum junction of $20^{\circ} \mathrm{C}$ at |



Figure 1: Efficiency vs. output power, from zero load to full load with
Figure 1: Efficiency vs. output power, from zero load to full load +5 V output and $50 \%$ load on the -5 V output at minimum, nominal, and maximum input voltage at $25^{\circ} \mathrm{C}$.


Figure 3: Efficiency vs. output current, with total output current fixed at $80 \%$ load $(96 \mathrm{~W})$ and loads split as shown between the +5 V and -5 V outputs at minimum, nominal, and maximum input voltage at $25^{\circ} \mathrm{C}$.


Figure 5: Efficiency at $60 \%$ load (7.2A load on +5 V and 7.2 A load on -5 V ) versus case temperature for Vin $=155 \mathrm{~V}, 270 \mathrm{~V}$, and 400 V .


Figure 2: Power dissipation vs. output power, from zero load to full load with equal load on the +5 V output and $50 \%$ load on the -5 V output at minimum, nominal, and maximum input voltage at $25^{\circ} \mathrm{C}$.


Figure 4: Power dissipation vs. output current, with total output current fixed at $80 \%$ load (96W) and loads split as shown between the +5 V and -5 V outputs at minimum, nominal, and max input voltage at $25^{\circ} \mathrm{C}$.


Figure 6: Power dissipation at $60 \%$ load (7.2A load on +5 V and 7.2A load on -5 V ) versus case temperature for $\operatorname{Vin}=155 \mathrm{~V}, 270 \mathrm{~V}$, and 400 V .



Figure 7: Load regulation vs. load current with power fixed at full load (120W) and load currents split as shown between the +5 V and -5 V outputs, at nominal input voltage and TCASE $=25^{\circ} \mathrm{C}$.


Figure 9: Load regulation vs. total output power from zero to to full load where + Iout equals three times -Iout at nominal input voltage and TCASE $=25^{\circ} \mathrm{C}$.


Figure 11: Output Current / Output Power derating curve as a function of TCASE and the maximum desired power MOSFET junction temperature (see Note 15).


Figure 8: Load regulation vs. load current with power fixed at $80 \%$ load (96W) and load currents split as shown between the +5 V and -5 V outputs, at nominal input voltage and TCASE $=25^{\circ} \mathrm{C}$.


Figure 10: Load regulation vs. total output power from zero to to full load where-Iout equals three times + Iout at nominal input voltage and TCASE $=25^{\circ} \mathrm{C}$.


Figure 12: Positive output voltage vs. total load current evenly split showing typical current limit curves. See Current Limit section in the Application Notes section.


Figure 13: Turn-on transient at full rated load current (resistive load) ( $5 \mathrm{~ms} /$ div). Input voltage pre-applied. Ch 1: +Vout (2V/div); Ch 2: -Vout (2V/div); Ch 3: Enablel input (5V/div).


Figure 15: Turn-on transient at full rated load current (resistive load) ( $5 \mathrm{~ms} /$ div). Input voltage pre-applied. Ch 1: +Vout (2V/div); Ch 2: - Vout (2V/div); Ch 3: Enable2 input (5V/div).


Figure 17: Output voltage response to step-change in total load current
( $50 \%-100 \%-50 \%$ ) of total Iout (max) split $50 \% / 50 \%$. Load cap: $1 \mu F$ ceramic cap and $10 \mu F, 100$ m ESR tantalum cap. Ch 1: +Vout (500 mV/div); Ch 2: +Iout (10A/div); Ch 3: -Vout (500 mV/div); Ch 4: -Iout (10A/div).


Figure 14: Turn-on transient at zero load current ( $5 \mathrm{~ms} /$ div). Input voltage pre-applied. Ch 1: +Vout (2V/div); Ch 2: -Vout (2V/div); Ch 3: Enable1 input (5V/div).


Figure 16: Turn-on transient at full load, after application of input voltage (ENA 1 and ENA 2 logic high) ( $20 \mathrm{~ms} / \mathrm{div}$ ). Ch 1: + Vout ( $2 \mathrm{~V} /$ div); Ch 2: -Vout (2V/div); Ch 3: Vin (100V/div).


Figure 18: Output voltage response to step-change in total load current ( $10 \%-50 \%-10 \%$ ) of total Iout (max) split $50 \% / 50 \%$. Load cap: $1 \mu F$ ceramic cap and $10 \mu F, 100 m \square$ ESR tantalum cap. Ch 1: +Vout (500 mV/div); Ch 2: +Iout (10A/div); Ch 4: -Vout (500 mV/div); Ch 4: -Iout (10A/div).


Figure 19: Output voltage response to step-change in input voltage (155V $400 \mathrm{~V}-155 \mathrm{~V}$ ). Load cap: $10 \mu \mathrm{~F}, 100 \mathrm{~m} \square$ ESR tantalum cap and $1 \mu \mathrm{~F}$ ceramic cap. Ch 1: +Vout (500mV/div); Ch 2: -Vout (500mV/div); Ch 3: Vin (100V/
div).


Figure 21: Input terminal current ripple, ic, at full rated output current and nominal input voltage with SynQor MQ filter module (50 mA/div). Bandwidth: 20MHz. See Figure 20.


Figure 23: Rise of output voltage after the removal of a short circuit across the positive output terminals. Ch 1: +Vout (2V/div); Ch 2: -Vout (2V/div); Ch 3: +Iout (20A/div).


Figure 20: Test set-up diagram showing measurement points for Input Terminal Ripple Current (Figure 21) and Output Voltage Ripple (Figure 22).


Figure 22: Output voltage ripple, +Vout (Ch 1) and -Vout (Ch 2), at nominal input voltage and full load current evenly split ( $20 \mathrm{mV} /$ div). Load capacitance: $1 \mu F$ ceramic cap and $10 \mu F$ tantalum cap. Bandwidth: 10 MHz. See Figure 20.


Figure 24: SYNC OUT vs. time, driving SYNC IN of a second SynQor MQFL converter.



Figure 25: Magnitude of incremental output impedance ( $+Z_{\text {out }}$ $=+v_{\text {out }} /+i_{\text {out }}$ ) for minimum, nominal, and maximum input voltage at full rated power.


Figure 27: Magnitude of incremental forward transmission $\left(+F T=+v_{\text {out }} / v_{i n}\right)$ for minimum, nominal, and maximum input voltage at full rated power.


Figure 29: Magnitude of incremental reverse transmission $\left(+R T=i_{\text {in }} /+i_{\text {out }}\right)$ for minimum, nominal, and maximum input voltage at full rated power.


Figure 26: Magnitude of incremental output impedance $\left(-Z_{\text {out }}\right.$ $=-v_{\text {out }} /-i_{\text {out }}$ ) for minimum, nominal, and maximum input voltage at full rated power.


Figure 28: Magnitude of incremental forward transmission $\left(-F T=-v_{\text {out }} / v_{\text {in }}\right)$ for minimum, nominal, and maximum input voltage at full rated power.


Figure 30: Magnitude of incremental reverse transmission $\left(-R T=i_{\text {in }} /-i_{\text {oul }}\right)$ for minimum, nominal, and maximum input voltage at full rated power.


Figure 31: Magnitude of incremental input impedance ( $Z_{i n}=$ $v_{\text {in }}\left(i_{i n}\right)$ for minimum, nominal, and maximum input voltage at full rated power with $50 \% / 50 \%$ split.


Figure 33: High frequency conducted emissions of MQFL-270-05S, 5 Vout module at 120 W output with MQME-270-P filter, as measured with Method CE102. Limit line shown is the 'Basic Curve'for all applications with a 270 V source.

## BASIC OPERATION AND FEATURES

The MQFL dc-dc converter uses a two-stage power conversion topology. The first, or regulation, stage is a buck-converter that keeps the output voltage constant over variations in line, load, and temperature. The second, or isolation, stage uses transformers to provide the functions of input/output isolation and voltage transformation to achieve the output voltage required.

In the dual output converter there are two secondary windings in the transformer of the isolation stage, one for each output. There is only one regulation stage, however, and it is used to control the positive output. The negative output therefore displays "Cross-Regulation", meaning that its output voltage depends on how much current is drawn from each output.

Both the positive and the negative outputs share a common OUTPUT RETURN pin.

Both the regulation and the isolation stages switch at a fixed frequency for predictable EMI performance. The isolation stage switches at one half the frequency of the regulation stage, but due to the push-pull nature of this stage it creates a ripple at double its switching frequency. As a result, both the input and the output of the converter have a fundamental ripple frequency of about 550 kHz in the free-running mode.

Rectification of the isolation stage's output is accomplished with synchronous rectifiers. These devices, which are MOSFETs with a very low resistance, dissipate far less energy than would Schottky diodes. This is the primary reason why the MQFL converters have such high efficiency, particularly at low output voltages.

Besides improving efficiency, the synchronous rectifiers permit operation down to zero load current. There is no longer a need for a minimum load, as is typical for converters that use diodes for rectification. The synchronous rectifiers actually permit a negative load current to flow back into the converter's output terminals if the load is a source of short or long term energy. The MQFL converters employ a "back-drive current limit" to keep this negative output terminal current small.

There is a control circuit on both the input and output sides of the MQFL converter that determines the conduction state of the power switches. These circuits communicate with each other across the isolation barrier through a magnetically coupled device. No opto-isolators are used. A separate bias supply provides power to both the input and output control circuits.

An input under-voltage lockout feature with hysteresis is provided, as well as an input over-voltage shutdown. There is also an output current limit that is nearly constant as the load impedance decreases to a short circuit (i.e., there is no fold-back or fold-forward characteristic to the output current under this condition). When a load fault is removed, the output voltage rises exponentially to its nominal value without an overshoot.

The MQFL converter's control circuit does not implement an output over-voltage limit or an over-temperature shutdown.

The following sections describe the use and operation of additional control features provided by the MQFL converter.

## CONTROL FEATURES

ENABLE: The MQFL converter has two enable pins. Both must have a logic high level for the converter to be enabled. A logic low on either pin will inhibit the converter.

The ENA1 pin (pin 4) is referenced with respect to the converter's input return (pin 2). The ENA2 pin (pin 12) is referenced with respect to the converter's output return (pin 8). This permits the converter to be inhibited from either the input or the output side.

Regardless of which pin is used to inhibit the converter, the regulation and the isolation stages are turned off. However, when the converter is inhibited through the ENA1 pin, the bias supply is also turned off, whereas this supply remains on when the converter is inhibited through the ENA2 pin. A higher input standby current therefore results in the latter case.

Both enable pins are internally pulled high so that an open connection on both pins will enable the converter. Figure A shows the equivalent circuit looking into either enable pins. It is $T \mathrm{TL}$ compatible.


Figure A: Circuit diagram shown for reference only, actual circuit components may differ from values shown for equivalent circuit.


SYNCHRONIZATION: The MQFL converter's switching frequency can be synchronized to an external frequency source that is in the 500 kHz to 700 kHz range. A pulse train at the desired frequency should be applied to the SYNC IN pin (pin 6 ) with respect to the INPUT RETURN (pin 2). This pulse train should have a duty cycle in the $20 \%$ to $80 \%$ range. Its low value should be below 0.8 V to be guaranteed to be interpreted as a logic low, and its high value should be above 2.0 V to be guaranteed to be interpreted as a logic high. The transition time between the two states should be less than 300ns.
If the MQFL converter is not to be synchronized, the SYNC IN pin should be left open circuit. The converter will then operate in its free-running mode at a frequency of approximately 550 kHz.

If, due to a fault, the SYNC IN pin is held in either a logic low or logic high state continuously, the MQFL converter will revert to its free-running frequency.

The MQFL converter also has a SYNC OUT pin (pin 5). This output can be used to drive the SYNC IN pins of as many as ten (10) other MQFL converters. The pulse train coming out of SYNC OUT has a duty cycle of $50 \%$ and a frequency that matches the switching frequency of the converter with which it is associated. This frequency is either the free-running frequency if there is no synchronization signal at the SYNC IN pin, or the synchronization frequency if there is.

The SYNC OUT signal is available only when the dc input voltage is above approximately 125 V and when the converter is not inhibited through the ENA1 pin. An inhibit through the ENA2 pin will not turn the SYNC OUT signal off.
NOTE: An MQFL converter that has its SYNC IN pin driven by the SYNC OUT pin of a second MQFL converter will have its start of its switching cycle delayed approximately 180 degrees relative to that of the second converter.
Figure B shows the equivalent circuit looking into the SYNC IN pin. Figure $C$ shows the equivalent circuit looking into the SYNC OUT pin.


Figure B: Equivalent circuit looking into the SYNC IN pin with respect to the IN RTN (input return) pin.

CURRENT SHARE: Like the single output MQFL converters, the dual output converters have a SHARE pin (pin 11). In this case, however, the voltage at this pin represents the sum of the positive and negative output currents. As such, the share pin cannot cause two or more paralleled converters to share load currents on the positive or negative outputs independently. Nevertheless, there may be applications where the two currents have a fixed ratio, in which case it can make sense to force the sharing of total current among several converters.
Since the SHARE pin is monitored with respect to the OUTPUT RETURN (pin 8) by each converter, it is important to connect all of the converters' OUTPUT RETURN pins together through a low DC and AC impedance. When this is done correctly, the converters will deliver their appropriate fraction of the total load current to within $+/-10 \%$ at full rated load.

Whether or not converters are paralleled, the voltage at the SHARE pin could be used to monitor the approximate average current delivered by the converter(s). A nominal voltage of 1.0 V represents zero current and a nominal voltage of 2.2 V represents the maximum rated total current, with a linear relationship in between. The internal source resistance of a converter's SHARE pin signal is $2.5 \mathrm{k} \Omega$.

During an input voltage fault or primary disable event, the SHARE pin outputs a power failure warning pulse. The SHARE pin will go to 3 V for approximately 14 ms as the output voltage falls. During a current limit auto-restart event, the SHARE pin outputs a startup synchronization pulse. The SHARE pin will go to 5 V for approximately 2 ms before the converter restarts.

NOTE: Converters operating from separate input filters with reverse polarity protection (such as the MQME-270-R filter) with their outputs connected in parallel may exhibit autorestart operation at light loads. Consult factory for details.


Figure C: Equivalent circuit looking into SYNC OUT pin with respect to the IN RTN (input return) pin.


The maximum value of output voltage that can be achieved is 0.5 V above the nominal output.
To decrease the output voltage a resistor, Rdown, should be connected between the TRIM pin and the POSITIVE OUTPUT pin (pin 7), as shown in Figure D. The value of this resistor should be determined according to the following equation:
Rup $=10 \times\left[\frac{\text { Vnom }}{2.5}-1\right] \times\left[\frac{\text { Vout }-2.5}{\text { Vnom }- \text { Vout }}-5\right]$ where:
Vnom = the converter's nominal output voltage,
Vout = the desired output voltage (less than Vnom), and
Rup is in kiloOhms ( $k \Omega$ ).
As the output voltage is trimmed up, it produces a greater voltage stress on the converter's internal components and may cause the converter to fail to deliver the desired output voltage at the low end of the input voltage range at the higher end of the load current and temperature range. Please consult the factory for details. Factory trimmed converters are available by request.


Figre E: Change in Output Voltage Graph.

INPUT UNDER-VOLTAGE LOCKOUT: The MQFL converter has an under-voltage lockout feature that ensures the converter will be off if the input voltage is too low. The threshold of input voltage at which the converter will turn on is higher that the threshold at which it will turn off. In addition, the MQFL converter will not respond to a state of the input voltage unless it has remained in that state for more than about $200 \mu \mathrm{~s}$. This hysteresis and the delay ensure proper operation when the source impedance is high or in a noisy enviroment.


MQFL



INPUT OVER-VOLTAGE SHUTDOWN: The MQFL converter also has an over-voltage feature that ensures the converter will be off if the input voltage is too high. It also has a hysteresis and time delay to ensure proper operation.
SHUT DOWN: The MQFL converter will shut down in response to following conditions:

- ENA1 input low
- ENA2 input low
- VIN input below under-voltage lockout threshold
- VIN input above over-voltage shutdown threshold
- Persistent current limit event lasting more than 1 second

Following a shutdown from a disable event or an input voltage fault, there is a startup inhibit delay which will prevent the converter from restarting for approximately 300 ms . After the 300 ms delay elapses, if the enable inputs are high and the input voltage is within the operating range, the converter will restart. If the VIN input is brought down to nearly OV and back into the operating range, there is no startup inhibit, and the output voltage will rise according to the "Turn-On Delay, Rising Vin" specification.

Refer to the following Current Limit section for details regarding persistent current limit behavior.
CURRENT LIMIT: The converter will reduce its output voltage in response to an overload condition, as shown in Figure 12. If the output voltage drops to below approximately $50 \%$ of the nominal setpoint for longer than 1 second, the auto-restart feature will engage. The auto-restart feature will stop the converter from delivering load current, in order to protect the converter and the load from thermal damage. After four seconds have elapsed, the converter will automatically restart.

In a system with multiple converters configured for load sharing using the SHARE pin, if the auto-restart feature engages, the converters will synchronize their restart using signals communicated on the SHARE pin.

BACK-DRIVE CURRENT LIMIT: Converters that use MOSFETs as synchronous rectifiers are capable of drawing a negative current from the load if the load is a source of shortor long-term energy. This negative current is referred to as a "back-drive current".
Conditions where back-drive current might occur include paralleled converters that do not employ current sharing, or where the current share feature does not adequately ensure sharing during the startup or shutdown transitions. It can also occur when converters having different output voltages are connected together through either explicit or parasitic diodes that, while normally off, become conductive during startup or shutdown. Finally, some loads, such as motors, can return energy to their power rail. Even a load capacitor is a source of back-drive energy for some period of time during a shutdown transient.

To avoid any problems that might arise due to back-drive current, the MQFL converters limit the negative current that the converter can draw from its output terminals. The threshold for this back-drive current limit is placed sufficiently below zero so that the converter may operate properly down to zero load, but its absolute value (see the Electrical Characteristics page) is small compared to the converter's rated output current.

INPUT SYSTEM INSTABILITY: This condition can occur because any dc-dc converter appears incrementally as a negative resistance load. A detailed application note titled "Input System Instability" is available on the SynQor website which provides an understanding of why this instability arises, and shows the preferred solution for correcting it.

THERMAL CONSIDERTAIONS: Figure 11 shows the suggested Power Derating Curves for this converter as a function of the case temperature and the maximum desired power MOSFET junction temperature. All other components within the converter are cooler than its hottest MOSFET, which at full power is no more than $20^{\circ} \mathrm{C}$ higher than the case temperature directly below this MOSFET.
The Mil-HDBK-1547A component derating guideline calls for a maximum component temperature of $105^{\circ} \mathrm{C}$. Figure 11 therefore has one power derating curve that ensures this limit is maintained. It has been SynQor's extensive experience that reliable long-term converter operation can be achieved with a maximum component temperature of $125^{\circ} \mathrm{C}$. In extreme cases, a maximum temperature of $145^{\circ} \mathrm{C}$ is permissible, but not recommended for long-term operation where high reliability is required. Derating curves for these higher temperature limits are also included in Figure 11. The maximum case temperature at which the converter should be operated is $135^{\circ} \mathrm{C}$.
When the converter is mounted on a metal plate, the plate will help to make the converter's case bottom a uniform temperature. How well it does so depends on the thickness of the plate and on the thermal conductance of the interface layer (e.g. thermal grease, thermal pad, etc.) between the case and the plate. Unless this is done very well, it is important not to mistake the plate's temperature for the maximum case temperature. It is easy for them to be as much as $5-10^{\circ} \mathrm{C}$ different at full power and at high temperatures. It is suggested that a thermocouple be attached directly to the converter's case through a small hole in the plate when investigating how hot the converter is getting. Care must also be made to ensure that there is not a large thermal resistance between the thermocouple and the case due to whatever adhesive might be used to hold the thermocouple in place.


## CONSTRUCTION AND ENVIRONMENTAL STRESS SCREENING OPTIONS

| Screening | Consistent with MIL-STD-883F | C-Grade $\left(-40^{\circ} \mathrm{C} \text { to }+100^{\circ} \mathrm{C}\right)$ | ES-Grade $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ) (Element Evaluation) | HB-Grade $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ) (Element Evaluation) |
| :---: | :---: | :---: | :---: | :---: |
| Internal Visual | * | Yes | Yes | Yes |
| Temperature Cycle | Method 1010 | No | $\begin{gathered} \text { Condition B } \\ \left(-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}\right) \end{gathered}$ | $\begin{gathered} \text { Condition C } \\ \left(-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}\right) \end{gathered}$ |
| Constant Acceleration | Method 2001 (Y1 Direction) | No | 500g | $\begin{aligned} & \text { Condition A } \\ & (5000 \mathrm{~g}) \end{aligned}$ |
| Burn-in | Method 1015 <br> Load Cycled <br> -10s period <br> - 2s @ 100\% Load <br> -8s @ 0\% Load | 24 Hrs @ +125 ${ }^{\circ} \mathrm{C}$ | 96 Hrs @ +125 ${ }^{\circ} \mathrm{C}$ | 160 Hrs @ +125 ${ }^{\circ} \mathrm{C}$ |
| Final Electrical Test | Method 5005 (Group A) | +25 ${ }^{\circ} \mathrm{C}$ | -45, +25, +100 ${ }^{\circ} \mathrm{C}$ | $-55,+25,+125^{\circ} \mathrm{C}$ |
| Mechanical Seal, Thermal, and Coating Process |  | Full QorSeal | Full QorSeal | Full QorSeal |
| External Visual | 2009 | * | Yes | Yes |
| Construction Process |  | QorSeal | QorSeal | QorSeal |
| * Per IPC-A-610 Class 3 |  |  |  |  |

MilQor converters and filters are offered in three variations of environmental stress screening options. All MilQor converters use SynQor's proprietary QorSealTM Hi-Rel assembly process that includes a Parylene-C coating of the circuit, a high performance thermal compound filler, and a nickel barrier gold plated aluminum case. Each successively higher grade has more stringent mechanical and electrical testing, as well as a longer burn-in cycle. The ES- and HB-Grades are also constructed of components that have been procured through an element evaluation process that pre-qualifies each new batch of devices.


Case U

## NOTES

1) Pins $0.040^{\prime \prime}$ ( 1.02 mm ) diameter
2) Pin Material: Copper Alloy

Finish: Gold over Nickel plating, followed by $\mathrm{Sn} / \mathrm{Pb}$ solder dip
3) All dimensions in inches (mm) Tolerances: $x . x x+/-0.02$ in. ( $x . x+/-0.5 \mathrm{~mm}$ ) x.xxx +/-0.010 in. (x.xx +/-0.25mm)
4) Weight: $2.8 \mathrm{oz}(78.5 \mathrm{~g})$ typical
5) Workmanship: Meets or exceeds IPC-A-610 Class III
6) Print Labeling on Top Surface per Product Label Format Drawing
7) Pin 1 identification hole, not intended for mounting (case X and U )

PIN DESIGNATIONS

| Pin \# | Function |
| :---: | :--- |
| 1 | Positive input |
| 2 | Input return |
| 3 | Case |
| 4 | Enable 1 |
| 5 | Sync output |
| 6 | Sync input |


| Pin \# | Function |
| :---: | :--- |
| 7 | Positive output |
| 8 | Output return |
| 9 | Negative Output |
| 10 | Trim |
| 11 | Share |
| 12 | Enable 2 |




## NOTES

1) Pins $0.040^{\prime \prime}$ ( 1.02 mm ) diameter
2) Pin Material: Copper Alloy

Finish: Gold over Nickel plating, followed by $\mathrm{Sn} / \mathrm{Pb}$ solder dip
3) All dimensions in inches (mm) Tolerances: $x . x x+/-0.02$ in. ( $x . x+/-0.5 \mathrm{~mm}$ ) x.xxx +/-0.010 in. (x.xx +/-0.25mm)
4) Weight: $2.8 \mathrm{oz}(78.5 \mathrm{~g})$ typical
5) Workmanship: Meets or exceeds IPC-A-610 Class III
6) Print Labeling on Top Surface per Product Label Format Drawing
7) Pin 1 identification hole, not intended for mounting (case X and U )


PIN DESIGNATIONS

| Pin \# | Function |
| :---: | :--- |
| 1 | Positive input |
| 2 | Input return |
| 3 | Case |
| 4 | Enable 1 |
| 5 | Sync output |
| 6 | Sync input |


| Pin \# | Function |
| :---: | :--- |
| 7 | Positive output |
| 8 | Output return |
| 9 | Negative Output |
| 10 | Trim |
| 11 | Share |
| 12 | Enable 2 |



## MilQor Converter FAMILY MATRIX

The tables below show the array of MilQor converters available. When ordering SynQor converters, please ensure that you use the complete part number according to the table in the last page. Contact the factory for other requirements.

| Full Size | Single Output |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{\|c\|} \hline 1.5 \mathrm{~V} \\ \text { (1R5S) } \\ \hline \end{array}$ | $\begin{gathered} 1.8 \mathrm{~V} \\ \text { (1R8S) } \\ \hline \end{gathered}$ | $\begin{gathered} 2.5 \mathrm{~V} \\ (2 \mathrm{R} 5 \mathrm{~S}) \end{gathered}$ | $\begin{array}{\|c\|} \hline 3.3 \mathrm{~V} \\ (3 \mathrm{R} 3 \mathrm{~S}) \\ \hline \end{array}$ | $\begin{gathered} 5 \mathrm{~V} \\ (05 \mathrm{~S}) \\ \hline \end{gathered}$ | $\begin{gathered} 6 \mathrm{~V} \\ (06 \mathrm{~S}) \\ \hline \end{gathered}$ | $\begin{gathered} 7.5 \mathrm{~V} \\ (7 \mathrm{R} 5 \mathrm{~S}) \end{gathered}$ | $\begin{gathered} 9 \mathrm{~V} \\ (09 \mathrm{~S}) \\ \hline \end{gathered}$ | $\begin{gathered} \hline 12 \mathrm{~V} \\ (12 \mathrm{~S}) \\ \hline \end{gathered}$ | $\begin{gathered} 15 \mathrm{~V} \\ (15 \mathrm{~S}) \\ \hline \end{gathered}$ | $\begin{gathered} 28 \mathrm{~V} \\ (28 \mathrm{~S}) \\ \hline \end{gathered}$ |
| MQFL-28 <br> 16-40Vin Cont. <br> $16-50 \mathrm{Vin} 1 \mathrm{~s}$ Trans.* <br> Absolute Max Vin $=60 \mathrm{~V}$ | 40A | 40A | 40A | 30A | 24A | 20A | 16A | 13A | 10A | 8A | 4A |
| MQFL-28E <br> 16-70Vin Cont. <br> 16-80Vin 1s Trans.* <br> Absolute Max Vin $=100 \mathrm{~V}$ | 40A | 40A | 40A | 30A | 24A | 20A | 16A | 13A | 10A | 8A | 4A |
| MQFL-28V <br> 16-40Vin Cont. <br> 5.5-50Vin 1s Trans.* <br> Absolute Max Vin $=60 \mathrm{~V}$ | 40A | 40A | 40A | 30A | 20A | 17A | 13A | 11A | 8A | 6.5A | 3.3A |
| MQFL-28VE <br> 16-70Vin Cont. <br> 5.5-80Vin 1s Trans.* <br> Absolute Max Vin $=100 \mathrm{~V}$ | 40A | 40A | 40A | 30A | 20A | 17A | 13A | 11A | 8A | 6.5A | 3.3A |
| MQFL-270 <br> 155-400Vin Cont. <br> 155-475Vin 1s Trans.* <br> Absolute Max Vin $=550 \mathrm{~V}$ | 40A | 40A | 40A | 30A | 24A | 20A | 16A | 13A | 10A | 8A | 4A |


| Dual Output ${ }^{\dagger}$ |  |  |
| :---: | :---: | :---: |
| 5 V <br> $(05 \mathrm{D})$ | 12 V <br> $(12 \mathrm{D})$ | 15 V <br> $(15 \mathrm{D})$ |
| 24 A <br> Total | 10 A <br> Total | 8 A <br> Total |
| 24 A <br> Total | 10 A <br> Total | 8 A <br> Total |
| 20A <br> Total | 8 A <br> Total | 6.5 A <br> Total |
| 20 A <br> Total | 8 A <br> Total | 6.5 A <br> Total |
| 24 A <br> Total | 10 A <br> Total | 8A <br> Total |


| Half Size | $\begin{gathered} \hline 1.5 \mathrm{~V} \\ \text { (1R5S) } \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline 1.8 \mathrm{~V} \\ \text { (1R8S) } \\ \hline \end{array}$ | $\begin{gathered} \hline 2.5 \mathrm{~V} \\ (2 \mathrm{R} 5 \mathrm{~S}) \\ \hline \end{gathered}$ | $\begin{gathered} 3.3 \mathrm{~V} \\ (3 \mathrm{R} 3 \mathrm{~S}) \\ \hline \end{gathered}$ | $\begin{gathered} 5 \mathrm{~V} \\ (05 \mathrm{~S}) \\ \hline \end{gathered}$ | $\begin{gathered} 6 \mathrm{~V} \\ (06 \mathrm{~S}) \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline 7.5 \mathrm{~V} \\ \text { (7R5S) } \\ \hline \end{array}$ | $\begin{gathered} 9 \mathrm{~V} \\ (09 \mathrm{~S}) \\ \hline \end{gathered}$ | $\begin{array}{r} 12 \mathrm{~V} \\ (12 \mathrm{~S}) \\ \hline \end{array}$ | $\begin{array}{r} 15 \mathrm{~V} \\ (15 \mathrm{~S}) \\ \hline \end{array}$ | $\begin{gathered} 28 \mathrm{~V} \\ (28 \mathrm{~S}) \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MQHL-28 <br> 16-40Vin Cont. <br> 16-50Vin 1s Trans.* <br> Absolute Max Vin $=60 \mathrm{~V}$ | 20A | 20A | 20A | 15A | 10A | 8A | 6.6A | 5.5A | 4A | 3.3A | 1.8A |
| MQHL-28E <br> 16-70Vin Cont. <br> $16-80 \mathrm{Vin} 1 \mathrm{~s}$ Trans.* <br> Absolute Max Vin $=100 \mathrm{~V}$ | 20A | 20A | 20A | 15A | 10A | 8A | 6.6A | 5.5A | 4A | 3.3A | 1.8A |
| MQHR-28 <br> 16-40Vin Cont. <br> 16-50Vin 1s Trans.* <br> Absolute Max Vin $=60 \mathrm{~V}$ | 10A | 10A | 10A | 7.5A | 5A | 4A | 3.3A | 2.75A | 2A | 1.65A | 0.9A |
| MQHR-28E <br> 16-70Vin Cont. <br> 16-80Vin 1s Trans.* <br> Absolute Max Vin $=100 \mathrm{~V}$ | 10A | 10A | 10A | 7.5A | 5A | 4A | 3.3A | 2.75A | 2A | 1.65A | 0.9A |

Dual Output ${ }^{+}$

| 5 V <br> $(05 \mathrm{D})$ | 12 V <br> $(12 \mathrm{D})$ | 15 V <br> $(15 \mathrm{D})$ |
| :---: | :---: | :---: |
| 10 A <br> Total | 4 A <br> Total | 3.3 A <br> Total |
| 10 A <br> Total | 4 A <br> Total | 3.3 A <br> Total |
| 5 A <br> Total | 2 A <br> Total | 1.65 A <br> Total |
| 5 A <br> Total | 2 A <br> Total | 1.65 A <br> Total |

Check with factory for availability.
$\dagger 80 \%$ of total output current available on any one output.
*Converters may be operated at the highest transient input voltage, but some component electrical and thermal stresses would be beyond MIL-HDBK-1547A guidelines.


The part numbering system for SynQor's MilQor DC-DC converters follows the format shown in the table below.

Not all combinations make valid part numbers, please contact SynQor for availability. See the Product Summary web page for more options.
Example: MQFL-270-05D-Y-ES

| Model <br> Name | Input <br> Voltage <br> Range | Output Voltage(s) |  | Package Outline/ Pin Configuration | ScreeningGrade |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Single Output | $\begin{aligned} & \text { Dual } \\ & \text { Output } \end{aligned}$ |  |  |
| MQFL MQHL MQHR | $\begin{aligned} & 28 \\ & 28 \mathrm{E} \\ & 28 \mathrm{~V} \\ & 28 \mathrm{VE} \end{aligned}$ | 1R5S |  |  | $\begin{gathered} \text { C } \\ \text { ES } \\ \text { HB } \end{gathered}$ |
|  |  | 1R8S |  |  |  |
|  |  | 2R5S |  |  |  |
|  |  | 3R3S |  | U |  |
|  |  | 05 S | 05D | X |  |
|  |  | 06S | 12D | Y |  |
|  |  | 7R5S | 15D | w |  |
|  | 270 | 09S |  | Z |  |
|  |  | 12S |  |  |  |
|  |  | 15 S |  |  |  |
|  |  | 28S |  |  |  |

## APPLICATION NOTES

A variety of application notes and technical white papers can be downloaded in pdf format from the SynQor website.

## PATENTS

SynQor holds the following U.S. patents, one or more of which apply to each product listed in this document. Additional patent applications may be pending or filed in the future.

| $5,999,417$ | $6,222,742$ | $6,545,890$ | $6,577,109$ | $6,594,159$ |
| :--- | :--- | :--- | :--- | :--- |
| $6,731,520$ | $6,894,468$ | $6,896,526$ | $6,927,987$ | $7,050,309$ |
| $7,072,190$ | $7,085,146$ | $7,119,524$ | $7,269,034$ | $7,272,021$ |
| $7,272,023$ | $7,558,083$ | $7,564,702$ | $7,765,687$ | $7,787,261$ |

## Contact SynQor for further information:

Phone: 978-849-0600
Toll Free: 1-888-567-9596
Fax: 978-849-0602
E-mail: mqnbofae@synqor.com
Web: www.synqor.com
Address: 155 Swanson Road
Boxborough, MA 01719
USA

[^0]Information furnished by SynQor is believed to be accurate and reliable. However, no responsibility is assumed by SynQor for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SynQor.


[^0]:    Warranty
    SynQor offers a two (2) year limited warranty. Complete warranty information is listed on our website or is available upon request from SynQor.

