

MC-458CB647

8M-WORD BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULE UNBUFFERED TYPE

* Description

The MC-458CB647EFA, MC-458CB647PFA and MC-458CB647XFA are 8,388,608 words by 64 bits synchronous dynamic RAM module on which 4 pieces of 128M SDRAM: μ PD45128163 are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

Features

- 8,388,608 words by 64 bits organization
- Clock frequency and access time from CLK

Part number	/CAS latency	Clock frequency (MAX.)	Access time from CLK (MAX.)
MC-458CB647EFA-A75	CL = 3	133 MHz	5.4 ns
	CL = 2	100 MHz	6.0 ns
MC-458CB647PFA-A75	CL = 3	133 MHz	5.4 ns
	CL = 2	100 MHz	6.0 ns
MC-458CB647XFA-A75	CL = 3	133 MHz	5.4 ns
	CL = 2	100 MHz	6.0 ns

×

- Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge
- Pulsed interface
- Possible to assert random column address in every cycle
- Quad internal banks controlled by BA0 and BA1 (Bank Select)
- Programmable burst-length (1, 2, 4, 8 and full page)
- Programmable wrap sequence (sequential / interleave)
- Programmable /CAS latency (2, 3)
- Automatic precharge and controlled precharge
- CBR (Auto) refresh and self refresh
- \bullet All DQs have 10 $\Omega \pm$ 10 % of series resistor
- Single 3.3 V \pm 0.3 V power supply
- LVTTL compatible
- 4,096 refresh cycles /64 ms
- Burst termination by Burst Stop command and Precharge command
- 168-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Unbuffered type
- Serial PD

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.




Ordering Information

Part number	Clock frequency	Package	Mounted devices
	(MAX.)		
MC-458CB647EFA-A75	133 MHz	168-pin Dual In-line Memory Module	4 pieces of μPD45128163G5 (Rev. E)
		(Socket Type)	(10.16 mm (400) TSOP (II))
MC-458CB647PFA-A75		Edge connector : Gold plated	4 pieces of μPD45128163G5 (Rev. P)
		25.4 mm height	(10.16 mm (400) TSOP (II))
MC-458CB647XFA-A75			4 pieces of μPD45128163G5 (Rev. X)
			(10.16 mm (400) TSOP (II))


*

Pin Configuration

168-pin Dual In-line Memory Module Socket Type (Edge connector: Gold plated)



Block Diagram



Remarks 1. The value of all resistors is 10 Ω except WP.

2. D1, D2, D4, D5 : μ PD45128163 (2M words × 16 bits × 4 banks)



Electrical Specifications

- All voltages are referenced to Vss (GND).
- After power up, wait more than 100 μ s and then, execute power on sequence and CBR (Auto) refresh before proper device operation is achieved.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on power supply pin relative to GND	Vcc		-0.5 to +4.6	V
Voltage on input pin relative to GND	VT		-0.5 to +4.6	V
Short circuit output current	lo		50	mA
Power dissipation	PD		4	W
Operating ambient temperature	TA		0 to 70	°C
Storage temperature	T _{stg}		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	Vcc		3.0	3.3	3.6	٧
High level input voltage	ViH		2.0		Vcc + 0.3	٧
Low level input voltage	VIL		-0.3		+0.8	٧
Operating ambient temperature	TA		0		70	°C

★ Capacitance (T_A = 25 °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C _{I1}	A0 - A11, BA0(A13), BA1(A12), /RAS, /CAS, /WE	15		40	pF
	Cl2	CLK0, CLK2	20		40	
	Сіз	CKE0	15		40	
	CI4	/CS0, /CS2	10		20	
	C ₁₅	DQMB0 - DQMB7	3		13	
Data input/output capacitance	Cı/o	DQ0 - DQ63	4		13	pF

Data Sheet M14279EJ4V0DS00 5



DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

Parameter	Symbol	Test condition		MIN.	MAX.	Unit	Notes
Operating current	Icc1	Burst length = 1	/CAS latency = 2		440	mA	1
		$t_{RC} \ge t_{RC(MIN.)}$, $I_0 = 0 \text{ mA}$	/CAS latency = 3		460		
Precharge standby current in	Icc ₂ P	CKE ≤ VIL(MAX.), tck = 15 ns			4	mA	
power down mode	Icc2PS	CKE ≤ VIL(MAX.), tck = ∞			4		
Precharge standby current in	Icc2N	CKE \geq VIH(MIN.), tck = 15 ns, /CS \geq V	IH(MIN.),		80	mA	
non power down mode		Input signals are changed one tim	ne during 30 ns.				
	Icc2NS	CKE ≥ VIH(MIN.), tck = ∞, Input signa	CKE \geq VIH(MIN.), tck = ∞ , Input signals are stable.		32		
Active standby current in	Icc3P	CKE ≤ VIL(MAX.), tck = 15 ns			20	mA	
power down mode	Icc3PS	CKE ≤ VIL(MAX.), tck = ∞		16			
Active standby current in	Icc3N	CKE \geq VIH(MIN.), tck = 15 ns, /CS \geq VIH(MIN.),			120	mA	
non power down mode		Input signals are changed one time during 30 ns.					
	Icc3NS	CKE ≥ VIH(MIN.), tck = ∞, Input signa	als are stable.		80		
Operating current	Icc4	tck≥tck(MIN.), lo = 0 mA	/CAS latency = 2		580	mA	2
(Burst mode)			/CAS latency = 3		740		
CBR (Auto) refresh current	Icc5	$t_{RC} \ge t_{RC(MIN.)}$	/CAS latency = 2		920	mA	3
			/CAS latency = 3		960		
Self refresh current	Icc6	CKE ≤ 0.2 V			8	mA	
Input leakage current	I _{I(L)}	V _I = 0 to 3.6 V, All other pins not u	nder test = 0 V	-4	+4	μΑ	
Output leakage current	lo(L)	Dout is disabled, Vo = 0 to 3.6 V		-1.5	+1.5	μΑ	
High level output voltage	Vон	lo = -4.0 mA		2.4		V	
Low level output voltage	Vol	lo = +4.0 mA			0.4	V	


- **Notes 1.** Icc1 depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, Icc1 is measured on condition that addresses are changed only one time during tck (MIN.).
 - 2. Icc4 depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, Icc4 is measured on condition that addresses are changed only one time during tck (MIN.).
 - 3. Icc5 is measured on condition that addresses are changed only one time during tck (MIN.).



AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

Test Conditions

Parameter	Value	Unit
AC high level input voltage / low level input voltage	2.4 / 0.4	V
Input timing measurement reference level	1.4	V
Transition time (Input rise and fall time)	1	ns
Output timing measurement reference level	1.4	V






Synchronous Characteristics

Parameter		Symbol	-,	A75	Unit	Note
			MIN.	MAX.		
Clock cycle time	/CAS latency = 3	tcк3	7.5	(133 MHz)	ns	
	/CAS latency = 2	tck2	10	(100 MHz)	ns	
Access time from CLK	/CAS latency = 3	t AC3		5.4	ns	1
	/CAS latency = 2	tAC2		6.0	ns	1
CLK high level width		tсн	2.5		ns	
CLK low level width		t cL	2.5		ns	
Data-out hold time		tон	3.0		ns	1
Data-out low-impedance time		tız	0		ns	
Data-out high-impedance time	/CAS latency = 3	t HZ3	3.0	5.4	ns	
	/CAS latency = 2	t HZ2	3.0	6.0	ns	
Data-in setup time		tos	1.5		ns	
Data-in hold time		tон	0.8		ns	
Address setup time		t AS	1.5		ns	
Address hold time		t AH	0.8		ns	
CKE setup time		tcks	1.5		ns	
CKE hold time		tскн	0.8		ns	
CKE setup time (Power down exit)		t CKSP	1.5		ns	
Command (/CS0, /CS2, /RAS, /CA	AS, /WE,	tсмs	1.5		ns	
DQMB0 - DQMB7) setup time						
Command (/CS0, /CS2, /RAS, /CA	AS, /WE,	tсмн	0.8		ns	
DQMB0 - DQMB7) hold time						

Note 1. Output load



Remark These specifications are applied to the monolithic device.



Asynchronous Characteristics

Parameter		Symbol	-A	75	Unit	Note
			MIN.	MAX.		
ACT to REF/ACT command period	(operation)	trc	67.5		ns	
REF to REF/ACT command period	(refresh)	t RC1	67.5		ns	
ACT to PRE command period		t ras	45	120,000	ns	
PRE to ACT command period		t RP	20		ns	
Delay time ACT to READ/WRITE co	ommand	trcd	20		ns	
ACT(one) to ACT(another) commar	d period	t RRD	15		ns	
Data-in to PRE command period		t DPL	8		ns	
Data-in to ACT(REF) command	/CAS latency = 3	t _{DAL3}	1CLK+22.5		ns	1
period (Auto precharge)	/CAS latency = 2	tDAL2	1CLK+20		ns	1
Mode register set cycle time		trsc	2		CLK	
Transition time		t⊤	0.5	30	ns	
Refresh time (4,096 refresh cycles)		tref		64	ms	

 $\textbf{Note} \ \ \text{This device can satisfy the t} \ \text{DAL3 spec of 1CLK+20 ns for up to and including 125 MHz operation}.$



Serial PD (1/2)

Byte No. Prunction Described Hex Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 6 Notes												(., _)
Serial PD memory Serial PD memory OBH O O O O O O O O O	Byte No.	Function Described	Hex	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Notes
Total number of bytes of serial PD memory O8H O O O O O O O O O	0	Defines the number of bytes written into	80H	1	0	0	0	0	0	0	0	128 bytes
2 Fundamental memory type		serial PD memory										
Number of rows	1	Total number of bytes of serial PD memory	08H	0	0	0	0	1	0	0	0	256 bytes
4 Number of columns 09H 0 0 0 0 0 0 1 0 0 1 9 columns 5 Number of banks 01H 0 <td>2</td> <td>Fundamental memory type</td> <td>04H</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>SDRAM</td>	2	Fundamental memory type	04H	0	0	0	0	0	1	0	0	SDRAM
5 Number of banks 01H 0 0 0 0 0 0 1 1 bank 6 Data width 40H 0 1 0	3	Number of rows	0CH	0	0	0	0	1	1	0	0	12 rows
6 Data width 40H 0 1 0 0 0 0 0 0 0 0 0 64 bits 7 Data width (continued) 00H 0 0 0 0 0 0 0 0 0 0 0 0 8 Voltage interface 01H 0 0 0 0 0 0 0 0 0 1 LVTTL 9 CL = 3 Cycle time 75H 0 1 1 1 1 0 1 0 1 0 1 7.5 ns 10 CL = 3 Access time 54H 0 1 0 1 0 1 0 1 0 0 54 ns 11 DIMM configuration type 00H 0 0 0 0 0 0 0 0 0 0 0 0 Non-parity 12 Refresh rate/type 80H 1 0 0 0 0 0 0 0 0 0 0 Normal 13 SDRAM width 10H 0 0 0 0 1 0 0 0 0 0 0 0 None 14 Error checking SDRAM width 00H 0 0 0 0 0 0 0 0 0 0 None 15 Minimum clock delay 01H 0 0 0 0 0 0 0 0 0 1 1 clock 16 Burst length supported 8FH 1 0 0 0 0 1 1 1 1 1 1 1 1, 2, 4, 8, F 17 Number of banks on each SDRAM 04H 0 0 0 0 0 1 1 1 1 1 1 1, 2, 4, 8, F 18 /CAS latency supported 06H 0 0 0 0 0 0 0 0 1 1 0 0 2,3 19 /CS latency supported 01H 0 0 0 0 0 0 0 0 0 1 0 0 20 /WE latency supported 01H 0 0 0 0 0 0 0 0 0 0 0 0 21 SDRAM device attributes 00H 0 0 0 0 0 0 0 0 0 0 0 0 0 22 SDRAM device attributes General 0EH 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	4	Number of columns	09H	0	0	0	0	1	0	0	1	9 columns
7 Data width (continued) 00H 0 5.4 ns 11 DIMM configuration type 00H 0	5	Number of banks	01H	0	0	0	0	0	0	0	1	1 bank
8 Voltage interface 01H 0 0 0 0 0 1 LVTTL 9 CL = 3 Cycle time 75H 0 1 1 1 0 1 0 1 75 ns 10 CL = 3 Access time 54H 0 1 0 1 0 1 0 1 0 0 0 54 ns 11 DIMM configuration type 00H 0	6	Data width	40H	0	1	0	0	0	0	0	0	64 bits
9 CL = 3 Cycle time 75H 0 1 1 1 0 1 75. ns 10 CL = 3 Access time 54H 0 1 0 1 0 <td>7</td> <td>Data width (continued)</td> <td>00H</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td>	7	Data width (continued)	00H	0	0	0	0	0	0	0	0	0
10 CL = 3 Access time	8	Voltage interface	01H	0	0	0	0	0	0	0	1	LVTTL
11 DIMM configuration type 00H 0 0 0 0 0 0 0 0	9	CL = 3 Cycle time	75H	0	1	1	1	0	1	0	1	7.5 ns
12 Refresh rate/type 80H 1 0 0 0 0 0 Normal 13 SDRAM width 10H 0 0 0 1 0	10	CL = 3 Access time	54H	0	1	0	1	0	1	0	0	5.4 ns
13 SDRAM width 10H 0 0 0 1 0 0 0 0 0 1 1	11	DIMM configuration type	00H	0	0	0	0	0	0	0	0	Non-parity
14 Error checking SDRAM width 00H 0	12	Refresh rate/type	80H	1	0	0	0	0	0	0	0	Normal
15 Minimum clock delay 01H 0 0 0 0 0 1 1 clock 16 Burst length supported 8FH 1 0 0 0 1 1 1 1 1, 2, 4, 8, F 17 Number of banks on each SDRAM 04H 0 0 0 0 0 1 0 0 4 banks 18 /CAS latency supported 06H 0 0 0 0 1 1 0 2,3 19 /CS latency supported 01H 0 0 0 0 0 0 0 1 0 20 /WE latency supported 01H 0 0 0 0 0 0 0 0 1 0 21 SDRAM module attributes 00H 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0<	13	SDRAM width	10H	0	0	0	1	0	0	0	0	×16
16 Burst length supported 8FH 1 0 0 0 1 1 1 1 1,2,4,8,F 17 Number of banks on each SDRAM 04H 0 0 0 0 0 1 0 0 4 banks 18 /CAS latency supported 06H 0 0 0 0 1 1 0 2,3 19 /CS latency supported 01H 0 0 0 0 0 0 0 1 0 20 /WE latency supported 01H 0 0 0 0 0 0 0 1 0 21 SDRAM module attributes 00H 0	14	Error checking SDRAM width	00H	0	0	0	0	0	0	0	0	None
17 Number of banks on each SDRAM 04H 0 0 0 0 1 0 0 4 banks 18 /CAS latency supported 06H 0 0 0 0 1 1 0 2,3 19 /CS latency supported 01H 0 0 0 0 0 0 0 1 0 20 /WE latency supported 01H 0 0 0 0 0 0 0 0 1 0 21 SDRAM module attributes 00H 0	15	Minimum clock delay	01H	0	0	0	0	0	0	0	1	1 clock
18 /CAS latency supported 06H 0 0 0 0 1 1 0 2,3 19 /CS latency supported 01H 0 0 0 0 0 0 0 1 0 20 /WE latency supported 01H 0	16	Burst length supported	8FH	1	0	0	0	1	1	1	1	1, 2, 4, 8, F
19 /CS latency supported 01H 0 0 0 0 0 0 1 0 20 /WE latency supported 01H 0	17	Number of banks on each SDRAM	04H	0	0	0	0	0	1	0	0	4 banks
20 /WE latency supported 01H 0 0 0 0 0 0 1 0 21 SDRAM module attributes 00H 0 <td< td=""><td>18</td><td>/CAS latency supported</td><td>06H</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>2,3</td></td<>	18	/CAS latency supported	06H	0	0	0	0	0	1	1	0	2,3
21 SDRAM module attributes 00H 0 </td <td>19</td> <td>/CS latency supported</td> <td>01H</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td>	19	/CS latency supported	01H	0	0	0	0	0	0	0	1	0
22 SDRAM device attributes : General 0EH 0 0 0 1 1 1 0 23 CL = 2 Cycle time A0H 1 0 1 0	20	/WE latency supported	01H	0	0	0	0	0	0	0	1	0
23 CL = 2 Cycle time A0H 1 0 1 0 0 0 0 10 ns 24 CL = 2 Access time 60H 0 1 1 0 0 0 0 0 0 6 ns 25-26 00H 0	21	SDRAM module attributes	00H	0	0	0	0	0	0	0	0	
24 CL = 2 Access time 60H 0 1 1 0	22	SDRAM device attributes : General	0EH	0	0	0	0	1	1	1	0	
25-26 00H 0 </td <td>23</td> <td>CL = 2 Cycle time</td> <td>A0H</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>10 ns</td>	23	CL = 2 Cycle time	A0H	1	0	1	0	0	0	0	0	10 ns
27 trp(MIN.) 14H 0 0 0 1 0 1 0 0 20 ns 28 trd(MIN.) 0FH 0 0 0 0 1 1 1 1 15 ns 29 trd(MIN.) 14H 0 0 0 1 0 1 0 0 20 ns 30 tras(MIN.) 2DH 0 0 1 0 1 1 0 1 45 ns	24	CL = 2 Access time	60H	0	1	1	0	0	0	0	0	6 ns
28 trrd(MIN.) 29 trcd(MIN.) 30 tras(MIN.) 2DH 0 0 0 1 1 1	25-26		00H	0	0	0	0	0	0	0	0	
29 trcd(MIN.) 14H 0 0 0 1 0 1 0 0 20 ns 30 tras(MIN.) 2DH 0 0 1 0 1 1 0 1 45 ns	27	trp(MIN.)	14H	0	0	0	1	0	1	0	0	20 ns
30 tras(min.) 2DH 0 0 1 0 1 1 0 1 45 ns	28	trrd(MIN.)	0FH	0	0	0	0	1	1	1	1	15 ns
	29	trcd(MIN.)	14H	0	0	0	1	0	1	0	0	20 ns
31 Module bank density 10H 0 0 0 1 0 0 0 64M bytes	30	tras(min.)	2DH	0	0	1	0	1	1	0	1	45 ns
	31	Module bank density	10H	0	0	0	1	0	0	0	0	64M bytes

(2/2)


Byte No.	Function Described	Hex	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Notes
32	Command and address signal input setup time	15H	0	0	0	1	0	1	0	1	1.5 ns
33	Command and address signal input hold time	08H	0	0	0	0	1	0	0	0	0.8 ns
34	Data signal input setup time	15H	0	0	0	1	0	1	0	1	1.5 ns
35	Data signal input hold time	08H	0	0	0	0	1	0	0	0	0.8 ns
36-61		00H	0	0	0	0	0	0	0	0	
62	SPD revision	12H	0	0	0	1	0	0	1	0	1.2
63	Checksum for bytes 0 - 62	A6H	1	0	1	0	0	1	1	0	
64-71	Manufacture's JEDEC ID code										
72	Manufacturing location										
73-90	Manufacture's P/N										
91-92	Revision code										
93-94	Manufacturing date										
95-98	Assembly serial number										
99-125	Mfg specific										
126	Intel specification frequency	64H	0	1	1	0	0	1	0	0	
127	Intel specification /CAS latency support	A5H	1	0	1	0	0	1	0	1	


Timing Chart


Refer to the SYNCHRONOUS DRAM MODULE TIMING CHART Information (M13348E).


Package Drawing

168-PIN DUAL IN-LINE MODULE (SOCKET TYPE)









Α	133.35
A1	133.35±0.13
В	11.43
С	36.83
D	6.35
D1	2.00
D2	3.125
E	54.61
G	6.35
Н	1.27 (T.P.)
I	8.89
J	24.495
K	42.18
L	17.78
M	25.4±0.13
M1	5.62
IVI I	0.02
M2	19.78
M2	19.78
M2 N	19.78 2.80 MAX.
M2 N P	19.78 2.80 MAX. 1.00
M2 N P Q	19.78 2.80 MAX. 1.00 R2.0
M2 N P Q R	19.78 2.80 MAX. 1.00 R2.0 4.00±0.10
M2 N P Q R	19.78 2.80 MAX. 1.00 R2.0 4.00±0.10 φ3.00
M2 N P Q R S	19.78 2.80 MAX. 1.00 R2.0 4.00±0.10 \$\phi\$3.00 1.27±0.10
M2 N P Q R S T	19.78 2.80 MAX. 1.00 R2.0 4.00±0.10 φ3.00 1.27±0.10 4.0 MIN.
M2 N P Q R S T U	19.78 2.80 MAX. 1.00 R2.0 4.00±0.10 φ3.00 1.27±0.10 4.0 MIN. 0.20±0.15
NPQQRSSTUUVWXXY	19.78 2.80 MAX. 1.00 R2.0 4.00±0.10 φ3.00 1.27±0.10 4.0 MIN. 0.20±0.15 1.00±0.05
M2 N P Q R S T U V W X	19.78 2.80 MAX. 1.00 R2.0 4.00±0.10 φ3.00 1.27±0.10 4.0 MIN. 0.20±0.15 1.00±0.05 2.54±0.10

[MEMO]

[MEMO]



NOTES FOR CMOS DEVICES

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

3 STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.



CAUTION FOR HANDLING MEMORY MODULES

When handling or inserting memory modules, be sure not to touch any components on the modules, such as the memory IC, chip capacitors and chip resistors. It is necessary to avoid undue mechanical stress on these components to prevent damaging them.

When re-packing memory modules, be sure the modules are NOT touching each other. Modules in contact with other modules may cause excessive mechanical stress, which may damage the modules.

- The information in this document is current as of September, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
 third parties by or arising from the use of NEC semiconductor products listed in this document or any other
 liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
 patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of customer's equipment shall be done under the full
 responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
 parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4