

Introduction

KS0787 is a segment driver for dot matrix liquid crystal display system.

It consists of 160 LCD drive circuits, and can drive large area dot matrix display.


It latches 4 or 8 bits parallel data from a controller. With the stand-by function, only one driver is operated at the same time, and power consumption can be saved.

The duty cycle for LCD driving, is from 1/100 to 1/480 and output bias voltage(VLCD) is from 14V to 37V.

The technology of this device is used high voltage C-MOS Si gate, is packed 191-pin S-TAB(Slim-Tape Automated Bonding).


Features

- 4-BIT/8-BIT PARALLEL DATA INPUT FORMAT SELECTABLE
- MULTIPLEXING DUTY RATIO : 1/100~1/480
- LEFT/RIGHT DATA SHIFT DIRECTION SELECTABLE
- INTERNAL AUTOMATIC CHIP ENABLE SIGNAL GENERATOR
- INTERNAL STAND BY FUNCTION
- DISPLAY OFF FUNCTION
- POWER SUPPLY VOLTAGE : INTERNAL LOGIC : $5V \pm 10\%$ ($3V \pm 10\%$)
LCD DRIVER VOLTAGE : MAX-32V(-34V)
- OPERATION FREQUENCY : MAX 8MHz (6.5MHz)
- 191-PIN S-TAB(SLIM-TAPE AUTOMATED BONDING)
- C-MOS PROCESS

BLOCK DIAGRAM

PIN DESCRIPTION

1> PIN ASSIGNMENT(TAB)



2> PIN DESCRIPTION

PIN. NO.	PIN NAME	IN/OUT	FUNCTION																			
161,167,191	VDD	POWER	LOGIC POWER(5V/3V)																			
185	VSS	POWER	GND.																			
166, 186	VEE	POWER	LCD DRIVER POWER																			
162, 190 163, 189 164, 188 165, 187	V0 V2 V3 V5	POWER	LCD DRIVER OUTPUT LEVEL INPUT. V0, V5 : SELECT LEVEL. V2, V3 : NONSELECT LEVEL.																			
172 173	CLK1 CLK2	INPUT	CLK2 : LATCHS DISPLAY DATA AT THE FALLING EDGE. CLK1 : LATCH2 LATCHS DATA INPUT FROM LATCH1 AT THE FALLING EDGE AND OUTPUTS LATCHED DATA TO DRIVE CIRCUITS.																			
183~176	DB0~DB7	INPUT	4BIT MODE : DB0~DB3(DB4~DB7=GND) 8BIT MODE : DB0~DB7																			
169	IBS	INPUT	SELECTS THE NUMBER OF INPUT DATA BITS. IBS=VDD : 8BIT MODE. IBS=VSS : 4BIT MODE.																			
168	SHL	INPUT	CONTROLS THE SHIFT DIRECTION OF DISPLAY DATA. SHL=VDD : LEFT SHIFT SHL=VSS : RIGHT SHIFT																			
<table><tr><th rowspan="2">INPUT DATA SEQUENCE</th><th colspan="2">IBS=VDD</th><th colspan="2">IBS=VSS</th></tr><tr><th>SHL=VDD</th><th>SHL=VSS</th><th>SHL=VDD</th><th>SHL=VSS</th></tr><tr><td>FIRST</td><td>DB7-Y160 DB6-Y159 DB5-Y158 DB4-Y157 DB3-Y156 DB2-Y155 DB1-Y154 DB0-Y153</td><td>DB7-Y1 DB6-Y2 DB5-Y3 DB4-Y4 DB3-Y5 DB2-Y6 DB1-Y7 DB0-Y8</td><td>DB3-Y160 DB2-Y159 DB1-Y158 DB0-Y157</td><td>DB3-Y1 DB2-Y2 DB1-Y3 DB0-Y4</td></tr><tr><td>LAST</td><td>DB0-Y1</td><td>DB0-Y160</td><td>DB0-Y1</td><td>DB0-Y160</td></tr></table>				INPUT DATA SEQUENCE	IBS=VDD		IBS=VSS		SHL=VDD	SHL=VSS	SHL=VDD	SHL=VSS	FIRST	DB7-Y160 DB6-Y159 DB5-Y158 DB4-Y157 DB3-Y156 DB2-Y155 DB1-Y154 DB0-Y153	DB7-Y1 DB6-Y2 DB5-Y3 DB4-Y4 DB3-Y5 DB2-Y6 DB1-Y7 DB0-Y8	DB3-Y160 DB2-Y159 DB1-Y158 DB0-Y157	DB3-Y1 DB2-Y2 DB1-Y3 DB0-Y4	LAST	DB0-Y1	DB0-Y160	DB0-Y1	DB0-Y160
INPUT DATA SEQUENCE	IBS=VDD		IBS=VSS																			
	SHL=VDD	SHL=VSS	SHL=VDD	SHL=VSS																		
FIRST	DB7-Y160 DB6-Y159 DB5-Y158 DB4-Y157 DB3-Y156 DB2-Y155 DB1-Y154 DB0-Y153	DB7-Y1 DB6-Y2 DB5-Y3 DB4-Y4 DB3-Y5 DB2-Y6 DB1-Y7 DB0-Y8	DB3-Y160 DB2-Y159 DB1-Y158 DB0-Y157	DB3-Y1 DB2-Y2 DB1-Y3 DB0-Y4																		
LAST	DB0-Y1	DB0-Y160	DB0-Y1	DB0-Y160																		
164 165	DIOB1 DIOB2	INPUT / OUTPUT	INPUTS THE ENABLE SIGNAL / OUTPUTS THE ENABLE SIGNAL SHL=VDD : DIOB2=INPUT DIOB1=OUTPUT SHL=VSS : DIOB1=INPUT DIOB2=OUTPUT																			

PIN. NO.	PIN NAME	IN/OUT	FUNCTION																								
171	M	INPUT	ALTERNATED SIGNAL FOR LCD DRIVER OUTPUT <table><tr><th>DATA</th><th>M</th><th>Yi OUT</th><th>OUTPUT LEVEL</th></tr><tr><td rowspan="2">H</td><td>H</td><td>V5</td><td>SELECT LOW</td></tr><tr><td>L</td><td>V0</td><td>SELECT HIGH</td></tr><tr><td rowspan="2">L</td><td>H</td><td>V3</td><td>NONSELECT LOW</td></tr><tr><td>L</td><td>V2</td><td>NONSELECT HIGH</td></tr></table> (i=1,2...160)	DATA	M	Yi OUT	OUTPUT LEVEL	H	H	V5	SELECT LOW	L	V0	SELECT HIGH	L	H	V3	NONSELECT LOW	L	V2	NONSELECT HIGH						
DATA	M	Yi OUT	OUTPUT LEVEL																								
H	H	V5	SELECT LOW																								
	L	V0	SELECT HIGH																								
L	H	V3	NONSELECT LOW																								
	L	V2	NONSELECT HIGH																								
184	TEST	INPUT	TEST MODE INPUT. (NORMAL=VSS)																								
170	DISPOFF	INPUT	CONTROLS DISPLAY OFF. <table><tr><th>DISPOFFB</th><th>M</th><th>DISPLAY DATA</th><th>Yi OUT</th></tr><tr><td rowspan="4">H</td><td>H</td><td>H</td><td>V5</td></tr><tr><td>H</td><td>L</td><td>V3</td></tr><tr><td>L</td><td>H</td><td>V0</td></tr><tr><td>L</td><td>L</td><td>V2</td></tr><tr><td rowspan="2">L</td><td>X</td><td>X</td><td>V0</td></tr><tr><td>X</td><td>X</td><td>V0</td></tr></table> (i=1...160) DISPOFFB=LOW: DISPLAY OFF DISPOFFB=HIGH: DISPLAY ON	DISPOFFB	M	DISPLAY DATA	Yi OUT	H	H	H	V5	H	L	V3	L	H	V0	L	L	V2	L	X	X	V0	X	X	V0
DISPOFFB	M	DISPLAY DATA	Yi OUT																								
H	H	H	V5																								
	H	L	V3																								
	L	H	V0																								
	L	L	V2																								
L	X	X	V0																								
	X	X	V0																								
160-1	Y1-Y160	OUTPUT	DISPLAY DATA OUTPUT																								

2

MAXIMUM ABSOLUTE LIMIT (Ta=25 °C)

Characteristic	Symbol	Specification	Unit	Remark
Supply voltage	V _{DD}	-0.3 ~ +7.0	V	#1
Supply voltage for LCD driving	V _{LCD}	V _{DD} -38 ~ V _{DD} +0.3	V	#1
Input voltage	V _{IN1}	-0.3 ~ V _{DD} +0.3	V	#1, #2
Input Voltage	V _{IN2}	V _{EE} -0.3 ~ V _{DD} +0.3	C	#1, #3
Operating Temp.	T _{OPR}	-20 ~ +75	C	
Storage Temp.	T _{STG}	-55 ~ +125	C	

#1. REFERENCE POINT VSS.

#2. APPLIES TO INPUT PINS FOR LOGIC INPUT.

#3. APPLIES TO INPUT PINS LCD DRIVER CIRCUIT.

ELECTRICAL CHARACTERISTICS

(V_{DD}=5V(or 3V) - 10%, V_{SS}=0V, V_{EE}=V_{DD}-37V, Ta=25 °C,
V₆=V_{DD}, V₂=V_{DD}-3V, 3V=V_{DD}-34V, V₅=V_{EE}=V_{DD}-37V)

Description	Symbol	Condition / Pin	MIN	TYP	MAX	Unit
Input Voltage	V _{IH}	CLK1, CLK2, TEST, M 1BS, SHL, DB0-DB7, DIOB1, DIOB2, DISPOFFB	0.8V _{DD}		V _{DD}	V
	V _{IL}		0		0.2V _{DD}	V
Output Voltage	V _{OH}	I _{OH} =-0.4mA DIOB1	V _{DD} -0.4		V _{DD}	V
	V _{OL}	I _{OL} =-0.4mA DIOB2	0		0.4	V
Y Output on Resistance	R _{ON}	I _{ON} =150μA V ₀ , V ₂ , V ₃ , V ₅ Y ~ Y160			0.4	V
Input Leakage Current	I _{IL1}	V _{IN1} =V _{DD} -V _{SS} CLK1, CLK2, M, TEST, IBS, SHL DB0-DB7, DISPOFFB DIOB1, DIOB2	-5.0		5.0	μA
	I _{IL2}	V _{IN2} =V _{DD} -V _{EE} V ₀ , V ₁ , V ₂ , V ₃ , V ₅	-5.0		5.0	μA
	I _{DD1}	fCLK ₂ =8MHz fCLK ₁ =28KHZ (OPERATION)			5.0	mA
Power Dissipation	I _{EE1}				2.0	mA
	I _{ST}	I _{DD2} LOGIC INPUT=DC LEVEL			0.5	mA
	I _{EE2}	fCLK ₂ =8MHz fCLK ₁ =28KHZ			0.1	mA
	I _{DD1}	fCLK ₂ =6.5MHz fCLK ₁ =36KHZ (OPERATION)			5.0	mA
	I _{EE1}				2.0	mA
	I _{ST}	I _{DD2} LOGIC INPUT=DC LEVEL			0.5	mA
	I _{EE2}	fCLK ₂ =6.5MHz fCLK ₁ =36KHZ			0.1	mA


* Input and output current is excluded. When an input is at the intermediate level in CMOS, the excessive current flows from the power supply through the input circuit.

To avoid it, V_{IH} and V_{IL} must be fixed to V_{DD} and V_{SS} respectively.

AC CHARACTERISTICS

(Ta=+25°C, VDD=5V(or 3V) ± 10%, VSS=0V, VEE=VDD-37V,
V1=VDD, V2=VDD-3V, V3=VDD-34V, V5=VEE=VDD-37V)

DESCRIPTION	SYMBOL	CONDITION	VDD=3V			VDD=5V			UNIT	PIN
			MIN	TYP	MAX	MIN	TYP	MAX		
OPERATION FREQUENCY	fCLK2				6.5			8	MHz	CLK2
CLK2 HIGH LEVEL WIDTH	tCWH		45			30			nS	CLK2, CLK1
CLK2 LOW LEVEL WIDTH	tCWL		45			30			nS	CLK2, CLK1
CLOCK RISING TIME	tR				30			30	nS	CLK1, CLK2
CLOCK FALLING TIME	tF				30			30	nS	CLK1, CLK2
ENABLE INPUT SET UP TIME	tEDIS		50			38			nS	CLK2, DIOB1,2
ENABLE INPUT SET UP TIME	tESU		30			30			nS	CLK2, DIOB1,2
DATA SET UP TIME	tDSU		30			30			nS	CLK2, DBO-7
DATA HOLD TIME	tDH		30			30			nS	CLK2, DBO-7
CLK2 SET UP TIME	tSCL		100			100			nS	CLK1, CLK2
CLK2 HOLD TIME	tHCL		200			200			nS	CLK1, CLK2
ENABLE OUTPUT DELAY TIME	tDEO1	CL=30pF			110			70	nS	CLK, DIOB1,2
ENABLE OUTPUT DELAY TIME	tDEO2	CL=30pF			110			70	nS	CLK, DIOB1,2
M PHASE DIFFERENCE	tCM	CL=100pF			300			300	nS	M,CLK1
Y OUTPUT DELAY TIME	tMOUT	CL=100pF			0.7			0.7	nS	M YOUT
Y OUTPUT DELAY TIME	tCOUT	CL=100pF			3			3	nS	CLK1, YOUT



OPERATING PRINCIPLES

IBS	SHL	MODE	INPUT DATA	OUTPUT DATA SHIFT DIRECTION		CHIP ENABLE IN/OUT
VSS	VSS	4BIT RIGHT	DB<0>~DB<3>	DB<3> Y1	DB<0> Y14	DIOB1=INPUT DIOB2=OUTPUT
				~	~	
	VDD	4BIT LEFT	DB<0>~DB<3>	Y157	Y160	DIOB1=OUTPUT DIOB2=INPUT
				~	~	
VSS	VSS	8BIT RIGHT	DB<0>~DB<7>	DB<7> Y1	DB<0> Y8	DIOB1=INPUT DIOB2=OUTPUT
				~	~	
	VDD	8BIT LEFT	DB<0>~DB<7>	Y153	Y160	DIOB1=OUTPUT DIOB2=INPUT
				~	~	
	VDD	8BIT LEFT	DB<0>~DB<7>	DB<7> Y160	DB<0> Y153	DIOB1=OUTPUT DIOB2=INPUT
				~	~	
				Y8	Y1	


* SHL=VDD(DATA SHIFT DIRECTION=LEFT)
IBS=VSS(4BIT DATA INPUT MODE)

: The KS0787 starts data latch when DIOB2 is at low level. 4-bit parallel data is latched at the falling edge of CLK2. When 160-bit-data latch is completed, the KS0787 automatically stops and enters standby mode and DIOB1 is goes to low level. If DIOB1 is connected with DIOB2 of next-stage LSI, this next-stage LSI is activated when DIOB1 of the previous LSI goes low.


Data is output at the falling edge of CLK1.

DATA LATCH


1. SHL=VDD
IBS=VDD




2. SHL=VSS
IBS=VDD




3. SHL=VDD
IBS=VSS



4. SHL=VSS
IBS=VSS



<M & DATA VOLTAGE LEVEL>



V0 : SELECT HIGH LEVEL VOLTAGE

V2 : NONSELECT HIGH LEVEL VOLTAGE


V3 : NONSELECT LOW LEVEL VOLTAGE

V5 : SELECT LOW LEVEL VOLTAGE

2

* $V_{EE} \geq V_5 \geq V_3 \geq V_2 \geq V_0 \geq V_{DD}$

<LCD : DRIVING POWER CIRCUIT>




1/23 BIAS


1/480 DUTY

V0 : $V_{EE} + V_{LCD}$ V2 : $V_{EE} + 21/23 * V_{LCD}$ V3 : $V_{EE} + 2/23 * V_{LCD}$ V5 : V_{EE} * : V1, V4 : COMMON DRIVER NONSELECT
VOLTAGE $R3 \geq 100[\Omega]$

TIMING CHART



TIMING CHART



KS0787

CMOS DIGITAL INTEGRATED CIRCUIT

Application Circuit

