# MOTOROLA SEMICONDUCTORI TECHNICAL DATA

# Advance Information


# High Speed Double-Ended PWM Controller

The MC34025 series are high speed, fixed frequency, double-ended pulse width modulator controllers optimized for high frequency operation. They are specifically designed for Off-Line and DC-to-DC converter applications offering the designer a cost effective solution with minimal external components. These integrated circuits feature an oscillator, a temperature compensated reference, a wide bandwidth error amplifier, a high speed current sensing comparator, steering flip-flop, and dual high current totem pole outputs ideally suited for driving power MOSFETs.


Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle-by-cycle current limiting, and a latch for single pulse metering.


The flexibility of this series allows it to be easily configured for either current mode or voltage mode control.

- 50 ns Propagation Delay to Outputs
- · Dual High Current Totem Pole Outputs
- · Wide Bandwidth Error Amplifier
- Fully-Latched Logic with Double Pulse Suppression
- · Latching PWM for Cycle-By-Cycle Current Limiting
- Soft-Start Control with Latched Overcurrent Reset
- Input Undervoltage Lockout with Hysteresis
- Low Start-Up Current (400 μA Typ)
- Internally Trimmed Reference with Undervoltage Lockout
- 90% Maximum Duty Cycle (Externally Adjustable)
- Precision Trimmed Oscillator
- Voltage or Current Mode Operation to 1.0 MHz
- Designed Replacement for the UC3825



# MC34025 MC33025





# ORDERING INFORMATION

Device	Temperature Range	Package
MC34025DW		SO-16L
MC34025P	0° to +70°C Plastic I	
MC34025FN		PLCC
MC33025DW		SO-16L
MC33025P	-40° to +105°C	Plastic DIP
MC33025FN		PLCC

# **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	30	٧
Output Driver Supply Voltage	٧c	20	٧
Output Current, Source or Sink (Note 1) DC Pulsed (0.5 μs)	Ю	0.5 2.0	Α
Current Sense, Soft-Start, Ramp, and Error Amp Inputs	V <sub>in</sub>	- 0.3 to +7.0	٧
Error Amp Output and Soft-Start Sink Current	10	10	mA
Clock and R <sub>T</sub> Output Current	lco	5.0	mA
Power Dissipation and Thermal Characteristics SO-16 Package (Case 751G)  Maximum Power Dissipation @ T <sub>A</sub> = 25°C Thermal Resistance, Junction-to-Air DIP Package (Case 648)  Maximum Power Dissipation @ T <sub>A</sub> = 25°C Thermal Resistance, Junction-to-Air PLCC Package (Case 775)  Maximum Power Dissipation @ T <sub>A</sub> = 25°C Thermal Resistance, Junction-to-Air	PD R <sub>0</sub> JA PD R <sub>0</sub> JA PD R <sub>0</sub> JA	862 145 1.25 100 1.73 72	mW °C/W W °C/W W
Operating Junction Temperature	TJ	+150	∘C
Operating Ambient Temperature (Note 2) MC34025 MC33025	TA	0 to +70 - 40 to + 105	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to +150	°C

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 15 \text{ V}$ ,  $R_T = 3.65 \text{ k}\Omega$ ,  $C_T = 1.0 \text{ nF}$ , for typical values  $T_A = 25^{\circ}\text{C}$ , for min/max values  $T_A$  is the operating ambient temperature range that applies [Note 2], unless otherwise noted.)

Characteristics	Symbol	Min	Тур	Max	Unit
REFERENCE SECTION					
Reference Output Voltage (I <sub>O</sub> = 1.0 mA, T <sub>J</sub> = 25°C)	V <sub>ref</sub>	5.05	5.1	5.15	V
Line Regulation (V <sub>CC</sub> = 10 V to 30 V)	Reg <sub>line</sub>		2.0	15	mV
Load Regulation (I <sub>O</sub> = 1.0 mA to 10 mA)	Regload		2.0	15	mV
Temperature Stability	TS		0.2	_	mV/°C
Total Output Variation over Line, Load, and Temperature	V <sub>ref</sub>	4.95	_	5.25	V
Output Noise Voltage (f = 10 Hz to 10 kHz, T <sub>J</sub> = 25°C)	Vn		50	_	μV
Long Term Stability (T <sub>A</sub> = 125°C for 1000 Hours)	S		5.0		mV
Output Short Circuit Current	Isc	-30	-65	-100	mA
DSCILLATOR SECTION		_	-		
Frequency  T <sub>J</sub> = 25°C  Line (V <sub>CC</sub> = 10 V to 30 V) and Temperature (T <sub>A</sub> = T <sub>low</sub> to T <sub>high</sub> )	fosc	380 370	400 400	420 430	kHz
Frequency Change with Voltage (V <sub>CC</sub> = 10 V to 30V)	Δf <sub>OSC</sub> /ΔV	_	0.2	1.0	%
Frequency Change with Temperature (T <sub>A</sub> = T <sub>low</sub> to T <sub>high</sub> )	$\Delta f_{OSC}/\Delta T$	_	2.0	_	%
Clock Output Voltage High State Low State	VOH VOL	3.9	4.5 2.3	2.9	V
Sawtooth Peak Voltage	VP	2.6	2.8	3.0	V
Sawtooth Valley Voltage	Vv	0.7	1.0	1.25	V

NOTES: 1. Maximum package power dissipation limits must be observed.

2. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

Tlow = 0°C for MC34025

Thigh= +70°C for MC34025


= +105°C for MC33025


# MC34025, MC33025


**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 15 \text{ V}$ ,  $R_T = 3.65 \text{ k}\Omega$ ,  $C_T = 1.0 \text{ nF}$ , for typical values  $T_A = 25^{\circ}\text{C}$ , for min/max values  $T_A$  is the operating ambient temperature range that applies [Note 2], unless otherwise noted.)


Characteristics	Symbol	Min	Тур	Max	Unit
RROR AMPLIFIER SECTION				1	1
Input Offset Voltage	VIO	_	Ι —	15	mV
Input Bias Current	IIВ		0.6	3.0	μА
Input Offset Current	IIO		0.1	1.0	μА
Open-Loop Voltage Gain (V <sub>O</sub> = 1.0 V to 4.0 V)	AVOL	60	95		dB
Gain Bandwidth Product (T <sub>J</sub> = 25°C)	GBW	4.0	8.3	_	MHz
Common Mode Rejection Ratio (V <sub>CM</sub> = 1.5 V to 5.5 V)	CMRR	75	95	_	dB
Power Supply Rejection Ratio (V <sub>CC</sub> = 10 V to 30 V)	PSRR	85	110	-	dB
Output Current, Source ( $V_O = 4.0 \text{ V}$ ) Sink ( $V_O = 1.0 \text{ V}$ )	I <sub>Source</sub> I <sub>Sink</sub>	0.5 1.0	3.0 3.6	_	mA
Output Voltage Swing, High State ( $I_O = -0.5 \text{ mA}$ ) Low State ( $I_O = 1 \text{ mA}$ )	V <sub>OH</sub> V <sub>OL</sub>	4.5 0	4.75 0.4	5.0 1.0	V
Slew Rate	SR	6.0	12		V/µs
PWM COMPARATOR SECTION	•				
Ramp Input Bias Current	IIB		-0.5	-5.0	μА
Duty Cycle Maximum Minimum	DC <sub>(max)</sub> DC <sub>(min)</sub>	80	90	<u> </u>	%
Zero Duty Cycle Threshold Voltage Pin 3(4) (Pin 7(9) = 0 V)	V <sub>th</sub>	1.1	1.25	1.4	٧
Propagation Delay (Ramp Input to Output, T <sub>J</sub> = 25°C)	tPLH(in/out)		60	100	ns
SOFT-START SECTION					
Charge Current (V <sub>Soft-Start</sub> = 0.5 V)	I <sub>chg</sub>	3.0	9.0	20	μA
Discharge Current (V <sub>Soft-Start</sub> = 1.5 V)	l <sub>dischg</sub>	1.0	4.0	_	mA
CURRENT SENSE SECTION					
Input Bias Current (Pin 7(9) = 0 V to 4.0 V)	I <sub>IB</sub>	_		15	μА
Current Limit Comparator Threshold Shutdown Comparator Threshold	V <sub>th</sub> V <sub>th</sub>	0.9 1.25	1.0 1.40	1.10 1.55	V
Propagation Delay (Current Limit/Shutdown to Output, T <sub>J</sub> = 25°C)	tPLH(in/out)		50	80	ns
OUTPUT SECTION				•	
Output Voltage, Low State (I <sub>Sink</sub> = 20 mA) (I <sub>Sink</sub> = 200 mA) High State (I <sub>Source</sub> = 20 mA) (I <sub>Source</sub> = 200 mA)	VOL VOH	 13 12	0.25 1.2 13.5 13	0.4 2.2 —	V
Output Voltage with UVLO Activated (V <sub>CC</sub> = 6.0 V, I <sub>Sink</sub> = 0.5 mA)	VOL(UVLO)	†	0.25	1.0	V
Output Leakage Current (V <sub>C</sub> = 20 V)	١L	1	100	500	μΑ
Output Voltage Rise Time ( $C_L = 1.0 \text{ nF}, T_J = 25^{\circ}\text{C}$ )	t <sub>r</sub>	1	30	60	ns
Output Voltage Fall Time (C <sub>L</sub> = 1.0 nF, T <sub>J</sub> = 25°C)	tf	_	30	60	ns
JNDERVOLTAGE LOCKOUT SECTION					
Start-Up Threshold (V <sub>CC</sub> Increasing)	V <sub>th(on)</sub>	8.8	9.2	9.6	٧
UVLO Hysteresis	VH	0.4	0.8	1.2	V
TOTAL DEVICE					
Power Supply Current Start-Up Operating	lcc	_	0.5 25	0.8 35	mA


Figure 2. Oscillator Frequency versus Temperature 1200 R<sub>T</sub> = 1.2 k C<sub>T</sub> = 1.0 nF fosc , OSCILLATOR FREQUENCY (kHz) 1.0 MHz 1000 800 V<sub>CC</sub> = 15 V 600 R<sub>T</sub> = 3.6 k C<sub>T</sub> = 1.0 nF 400 R<sub>T</sub> = 36 k C<sub>T</sub> = 1.0 nF 200 ე ⊑ - 55 - 25 50 75 100 25 TA, AMBIENT TEMPERATURE (°C)
















Figure 9. Reference Line Regulation




V<sub>ref</sub> LINE REGULATION 10 V - 24 V 2 ms/DIV

Figure 10. Reference Load Regulation




V<sub>ref</sub> LINE REGULATION 1.0 mA - 10 mA 2 ms/DIV

Figure 11. Current Limit Comparator Threshold versus Temperature










Figure 15. Drive Output Rise and Fall Time







Figure 16. Drive Output Rise and Fall Time




OUTPUT RISE & FALL TIME 1.0 nF LOAD 50 ns/DIV






# MC34025, MC33025

Figure 18. Representative Block Diagram



Pin numbers in parenthesis () are for FN suffix, PLCC package.

Figure 19. Current Limit Operating Waveforms



## **OPERATING DESCRIPTION**

The MC33025 and MC34025 series are high speed, fixed frequency, double-ended pulse width modulator controllers optimized for high frequency operation. They are specifically designed for Off-Line and DC-to-DC converter applications offering the designer a cost effective solution with minimal external components. A representative block diagram is shown in Figure 18.

#### Oscillator

The oscillator frequency is programmed by the values selected for the timing components R<sub>T</sub> and C<sub>T</sub>. The R<sub>T</sub> pin is set to a temperature compensated 3.0 V. By selecting the value of R<sub>T</sub>, the charge current is set through a current mirror for the timing component (C<sub>T</sub>). This charge current runs continuously through C<sub>T</sub>. The discharge current is ratioed to be 10 times the charge current, which yields the maximum duty cycle of 90%. C<sub>T</sub> is charged to 2.8 V and discharged to 1.0 V. During the discharge of C<sub>T</sub>, the oscillator generates an internal blanking pulse that resets the PWM Latch, inhibits the outputs, and toggles the steering flip-flop. The threshold voltages on the oscillator comparator is trimmed to guarantee an oscillator accuracy of 5.0% at 25°C.

Additional dead time can be added by externally increasing the charge current to  $C_T$ . This changes the charge to discharge ratio of  $C_T$  which is set internally to  $I_{charge}/10$   $I_{charge}$ . The new charge to discharge ratio will be:

% Deadtime = 
$$\frac{|\text{additional} + |\text{charge}|}{10 \text{ (Icharge)}}$$

A bidirectional clock pin is provided for synchronization or for master/slave operation. When synchronizing the MC34025 to an external clock source, the oscillator should be set about 10% less than the external clock frequency. If master/slave operation of more than one MC34025 is desired, the master IC should have the desired RT, CT values. The Clock pin of the master is connected to the Clock pin on the slave(s). The RT pin on the slave(s) should be connected to Vref and the CT pin should be connected to ground. If the master IC is not close to the slave IC(s), the Clock pin should be buffered. Refer to Figures 23, 24, 29, and 30 for some application hints.

## **Error Amplifier**

A fully compensated Error Amplifier is provided. It features a typical DC voltage gain of 95 dB and a unity gain bandwidth of 5.5 MHz with 75 degrees of phase margin (Figure 3). Typical application circuits will have the noninverting input tied to the reference. The inverting input will typically be connected to a feedback voltage generated from the output of the switching power supply. The Error Amplifier Output is provided for external loop compensation.

## Soft-Start Latch

Soft-Start is accomplished in conjunction with an external capacitor. The soft start capacitor is charged by an internal 9.0  $\mu$ A current source. This capacitor clamps the output of the error amplifier to less than its normal output voltage, thus limiting the duty cycle.

The time it takes for a capacitor to reach full charge is given by:

A Soft-Start latch is incorporated to prevent erratic operation of this circuitry. Two conditions can cause the Soft-Start circuit to latch so that the Soft-Start capacitor stays discharged. The first condition is activation of an undervoltage lockout of either V<sub>CC</sub> or V<sub>ref</sub>. The second condition is when current sense input exceeds 1.4 V. Since this latch is "set dominant", it cannot be reset until either of these signals is removed, and the voltage at C<sub>S</sub>oft-Start is less than 1.0 V.

#### **PWM Comparator and Latch**

A PWM circuit typically compares an error voltage with a ramp signal. The outcome of this comparison determines the state of the output. In voltage mode operation the ramp signal is the voltage ramp of the timing capacitor. In current mode operation the ramp signal is the voltage ramp induced in a current sensing element. The ramp input of the PWM comparator is pinned out so that the user can decide which mode of operation best suits the application requirements. The ramp input has a 1.25 V offset such that whenever the voltage at this pin exceeds the Error Amplifier Output voltage minus 1.25 V, the PWM comparator will cause the PWM latch to set, disabling the outputs. Once the PWM latch is set, only a blanking pulse by the oscillator can reset it, thus initiating the next cycle.

A toggle flip flop connected to the output of the PWM latch controls which output is active. The flip flop is pulsed by an OR gate that gets its inputs from the oscillator clock and the output of the PWM latch. A pulse from either one will cause the flip flop to enable the other output.

# **Current Limiting and Shutdown**

A pin is provided to perform current limiting and shutdown operations. Two comparators are connected to the input of this pin. When the voltage at this pin exceeds 1.0 V, one of the comparators is activated. The output of this comparator sets the PWM latch, which disables the output. In this way cycle-by-cycle current limiting is accomplished. If a current limit resistor is used in series with the power devices, the value of the resistor is found by:

$$R_{Sense} = \frac{1.0 \text{ V}}{I_{pk(switch)}}$$

If the voltage at this pin exceeds 1.4 V, the second comparator is activated. This comparator sets a latch which, in turn, causes the Soft-Start capacitor to be discharged. In this way a "hiccup" mode of recovery is possible in the case of output short circuits. If a current limit resistor is used in series with the output devices, the peak current at which the controller will enter a "hiccup" mode is given by:

$$I_{\text{Shutdown}} = \frac{1.4 \text{ V}}{R_{\text{Sense}}}$$

# 8

## **Undervoltage Lockout**

There are two undervoltage lockout circuits within the IC. The first senses VCC and the second V<sub>ref</sub>. During power-up, VCC must exceed 9.2 V and V<sub>ref</sub> must exceed 4.0 V before the outputs can be enabled and the Soft-Start latch released. If VCC falls below 8.4 V or V<sub>ref</sub> falls below 3.6 V, the outputs are disabled and the Soft-Start latch is activated. When the UVLO is active, the part is in a low current standby mode allowing the IC to have an off-line bootstrap start-up circuit. Typical start-up current is 400  $\mu\text{A}$ .

#### Output

The MC34025 has two high current totem pole outputs specifically designed for direct drive of power MOSFETs. They are capable of up to  $\pm 2.0$  A peak drive current with a typical rise and fall time of 30 ns driving a 1.0 nF load.

Separate pins for V<sub>C</sub> and Power Ground are provided. With proper implementation, a significant reduction of switching transient noise imposed on the control circuitry is possible. The separate V<sub>C</sub> supply input also allows the designer added flexibility in tailoring the drive voltage independent of V<sub>CC</sub>.

#### Reference

A 5.1 V bandgap reference is pinned out and is trimmed to an initial accuracy of  $\pm 1.0\%$  at  $25^{\circ}\text{C}$ . This reference has short circuit protection and can source in excess of 10 mA for powering additional control system circuitry.

## **Design Considerations**


Do not attempt to construct the converter on wire-wrap or plug-in prototype boards. With high frequency, high power, switching power supplies it is imperative to have separate current loops for the signal paths and for the power paths. The printed circuit layout should contain a ground plane with low current signal and high current switch and output grounds returning on separate paths back to the input filter capacitor. All bypass capacitors and snubbers should be connected as close as possible to the specific part in question. The PC board lead lengths must be less than 0.5 inches for effective bypassing or snubbing.

# Instabilities

In current mode control, an instability can be encountered at any given duty cycle. The instability is caused by the current feedback loop. It has been shown that the instability is caused by a double pole at half the switching frequency. If an external ramp  $(S_{\text{e}})$  is added to the on-time ramp  $(S_{\text{n}})$  of the current-sense waveform, stability can be achieved (see Figure 20).

One must be careful not to add too much ramp compensation. If too much is added, the system will start to perform like a voltage mode regulator. All benefits of current mode control will be lost. Figure 26 shows examples of two different ways in which external ramp compensation can be implemented.

Figure 20. Ramp Compensation



A simple equation can be used to calculate the amount of external ramp necessary to add that will achieve stability in the current loop. For the following equations, the calculated values for the application circuit in Figure 36 are also shown.

$$S_e = \frac{V_{sec}(\partial(max) - 0.18)A_i}{L}$$

where:  $V_{SeC} = minimum voltage at the input of$ 

the output inductor

 $\partial_{(max)} = maximum duty cycle$ 

A<sub>i</sub> = gain of the current sense network (see Figures 25, 26, and 27)

L = output inductor

For the application circuit 
$$S_{\theta} = \frac{7(0.8-0.18)0.075}{1.8~\mu}$$
  
= 18 • 10<sup>4</sup>

As a sanity check, the modulator gain of the circuit can be calculated by:

$$m_{c1} = 1 + S_e/S_n$$

$$S_n = \frac{di}{dt} A_i$$

where: di = output inductor slope

dt = maximum on time

Ai = gain of the current sense network

(see Figures 25, 26, 27).

For the application circuit:

$$S_{n} = \frac{3.0}{0.8 \cdot 10^{6}} \quad 0.075 = 22.5 \cdot 10^{4}$$

$$m_{C1} = 1 + \frac{18 \cdot 10^{4}}{22.5 \cdot 10^{4}} = 1.8$$

This can be compared against the maximum modulator gain necessary to make the system immune to audio susceptibility tests:


$$m_{C2} = \frac{2-\partial}{2\partial'}$$
 , where:  $\partial = \max_{\partial'} duty$  cycle  $\partial' = 1$ -max duty cycle

For the application circuit:  $m_{C2} = \frac{2-0.8}{2(0.2)} = 3$ ,  $m_{C2}$  should be larger than  $m_{C1}$ .

# **PIN FUNCTION DESCRIPTION**


Pin				
DIP/SOIC	PLCC	Function	Description	
1	2	Error Amp Inverting Input	This pin is usually used for feedback from the output of the power supply.	
2	3	Error Amp Noninverting Input	This pin is used to provide a reference in which an error signal can be produced on the output of the error amp. Usually this is connected to V <sub>ref</sub> , however an external reference can also be used.	
3	4	Error Amp Output	This pin is provided for compensating the error amp for poles and zeros encountered in the power supply system, mostly the output LC filter.	
4	5	Clock	This is a bidirectional pin used for synchronization.	
5	7	R <sub>T</sub>	The value of R <sub>T</sub> sets the charge current through timing Capacitor, C <sub>T</sub> .	
6	8	СТ	In conjunction with R <sub>T</sub> , the timing Capacitor sets the switching frequency. Because this part is a push-pull output, each output runs at one-half the frequency set at this pin.	
7	9	Ramp Input	For voltage mode operation this pin is connected to C <sub>T</sub> . For current roperation this pin is connected through a filter to the current sensing element.	
8	10	Soft-Start	A capacitor at this pin sets the Soft-Start time.	
9	12	Current Limit/Shutdown	This pin has two functions. First, it provides cycle-by-cycle current limiting. Second, if the current is excessive, this pin will reinitiate a Soft-Start cycle.	
10	13	Ground	This pin is the ground for the control circuitry.	
11	14	Output A	This is a high current dual totem pole output.	
12	15	Power Ground	This is a separate power ground return that is connected back to the power source. It is used to reduce the effects of switching transient noise on the control circuitry.	
13	17	Vc	This is a separate power source connection for the outputs that is connected back to the power source input. With a separate power source connection, it can reduce the effects of switching transient noise on the control circuitry.	
14	18	Output B	This is a high current dual totem pole output.	
15	19	Vcc	This pin is the positive supply of the control IC.	
16	20	V <sub>ref</sub>	This is a 5.0 V reference. It is usually connected to the noninverting input of the error amplifier.	

Figure 21. Voltage Mode Operation




In voltage mode operation, the control range on the output of the Error Amplifier from 0% to 90% duty cycle is from 2.25 V to 4.05 V.

Figure 22. Current Mode Operation




In current mode control, an RC filter should be placed at the ramp input to filter the leading edge spike caused by turn-on of a power MOSFET.

Figure 23. Dead Time Addition




Additional dead time can be added by the addition of a dead time resistor from  $V_{\text{ref}}$  to  $C_{\text{T}}$ . See text on oscillator section for more information.

## Figure 24. External Clock Synchronization



The sync pulse fed into the clock pin must be at least 3.9 V.  $R_{T}$  and  $C_{T}$  need to be set 10% slower than the sync frequency. This circuit is also used in voltage mode operation for master/slave operation. The clock signal would be coming from the master which is set at the desired operating frequency, while the slave is set 10% slower.

Figure 25. Resistive Current Sensing



The addition of an RC filter will eliminate instability caused by the leading edge spike on the current waveform. This sense signal can also be used at the ramp input pin for current mode control. For ramp compensation it is necessary to know the gain of the current feedback loop. If a transformer is used, the gain can be calculated by:

$$A_i = \frac{R_{Sense}}{turns\ ratio}$$

Figure 26. Primary Side Current Sensing






Figure 27. Primary or Secondary Side Current Sensing



The addition of an RC filter will eliminate instability caused by the leading edge spike on the current waveform. This sense signal can also be used at the ramp input pin for current mode control. For ramp compensation it is necessary to know the gain of the current feedback loop. The gain can be calculated by:


$$A_{j} \approx \frac{R_{w}}{\text{turns ratio}}$$

Figure 28A. Slope Compensation (Noise Sensitive)



This method of slope compensation is easy to implement, however, it is noise sensitive. Capacitor C<sub>1</sub> provides AC coupling. The oscillator signal is added to the current signal by a voltage divider consisting of resistors R<sub>1</sub> and R<sub>2</sub>.

Figure 28B. Slope Compensation (Noise Immune)



When only one output, this method of slope compensation can be used and it is relatively noise immune. Resistor  $R_M$  and capacitor  $C_M$  provide the added slope necessary. By choosing  $R_M$  and  $C_M$  with a larger time constant than the switching frequency, you can assume that its charge is linear. First choose  $C_M$ , then  $R_M$  can be adjusted to achieve the required slope. The diode provides a reset pulse the ramp inputs at the end of every cycle. The charge current  $I_M$  can be calculated by  $I_M = C_M S_e$ . Then  $R_M$  can be calculated by  $I_M = C_M S_e$ .

Figure 29. Master/Slave Operation Over Short Distances




Figure 30. Master/Slave Operation Over Long Distances





Figure 31. Buffered Maximum Clamp Level



In voltage mode operation, the maximum duty cycle can be clamped. By the addition of a PNP transistor to buffer the clamp voltage, the Soft-Start current is not affected by  $\rm R_{1}.$ 

The new equation for Soft-Start is  $t \approx \frac{V_{clamp} + 0.6}{9.0 \, \mu A} \, (C_{SS})$ 

In current mode operation, this circuit will limit the maximum voltage allowed at the ramp input to end a cycle.

Figure 33. Isolated MOSFET Drive






Figure 32. Bipolar Transistor Drive




The totem pole output can furnish negative base current for enhanced transistor turn-off, with the addition of the capacitor in series with the base.

Figure 34. Direct Transformer Drive




The totem pole output can easily drive pulse transformers. A Schottky diode is recommended when driving inductive loads at high frequencies. The diode can reduce the driver's power dissipation due to excessive ringing, by preventing the output pin from being driven below ground.

Figure 35. MOSFET Parasitic Oscillations




A series gate resistor may be needed to damp high frequency parasitic oscillation caused by a MOSFET's input capacitance and any series wiring inductance in the gate-source circuit. The series resistor will also decrease the MOSFET's switching speed. A Schottky diode can reduce the driver's power dissipation due to excessive ringing, by preventing the output pin from being driven below ground. The Schottky diode also prevents substrate injection when the output pin is driven below ground.




# MC34025, MC33025

Figure 37. PC Board With Components




5

Figure 38. PC Board Without Components



(Top View)



MOTOROLA LINEAR/INTERFACE ICs DEVICE DATA