

Dual Differential Data and Clock D Flip-Flop With Set and Reset


The MC100LVEL29 is a dual master-slave flip flop. The device features fully differential Data and Clock inputs as well as outputs. The MC100EL29 is pin and functionally equivalent to the MC100LVEL29 but is specified for operation at the standard 100E ECL voltage supply. A V_{BB} output is provided for AC coupling, refer to the interfacing section of the ECLinPS Data Book (DL140) for more information on AC coupling ECL signals. Data enters the master latch when the clock is LOW and transfers to the slave upon a positive transition on the clock input.

The differential inputs have special circuitry which ensures device stability under open input conditions. When both differential inputs are left open the D input will pull down to V_{EE} and the \bar{D} input will bias around $V_{CC}/2$. The outputs will go to a defined state, however the state will be random based on how the flip flop powers up.

Both flip flops feature asynchronous, overriding Set and Reset inputs. Note that the Set and Reset inputs cannot both be HIGH simultaneously.

- 1100MHz Flip-Flop Toggle Frequency
- 20-lead SOIC Package
- 580ps Propagation Delays

Logic Diagram and Pinout: 20-Lead SOIC (Top View)




MC100LVEL29

DC CHARACTERISTICS (V_{EE} = -3.0V to -3.8V; V_{CC} = GND)

Symbol	Characteristic	-40°C			0°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I _{EE}	Power Supply Current		35	50		35	50		35	50		35	50	mA
V _{BB}	Output Reference Voltage	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V
I _{IH}	Input HIGH Current			150			150			150			150	μA
I _{IL}	Input LOW Current Dn Inputs	0.5		-300			0.5		-300			0.5		μA

MC100LVEL29 MC100EL29



DW SUFFIX
PLASTIC SOIC PACKAGE
CASE 751D-04

TRUTH TABLE

R	S	D	CLK	Q	\bar{Q}
L	L	L	Z	L	H
L	L	H	Z	H	L
H	L	X	X	L	H
L	H	X	X	H	L
H	H	X	X	Undef	Undef

Z = LOW to HIGH Transition

PIN NAMES

Pins	Function
D0-D1	Data Inputs
R0-R1	Reset Inputs
CLK0-CLK1	Clock Inputs
S0-S1	Set Inputs

4



MC100LVEL29 MC100EL29

MC100LVEL29

AC CHARACTERISTICS ($V_{EE} = -3.0V$ to $-3.8V$; $V_{CC} = GND$)

Symbol	Characteristic	-40°C			0°C			25°C			85°C			Unit
		Min	Typ	Max										
f_{MAX}	Maximum Toggle Frequency	1.1			1.1			1.1			1.1			GHz
t_{PLH} t_{PHL}	Propagation Delay CLK S, R	480 480		680 700	490 490		690 710	500 500		700 720	520 520		720 740	ps
t_S t_H	Setup Time Hold Time	0 100			0 100			0 100			0 100			ps
t_{RR}	Set/Reset Recovery	100			100			100			100			ps
t_{PW}	Minimum Pulse Width CLK, Set, Reset	400			400			400			400			ps
V_{PP}	Minimum Input Swing	150			150			150			150			mV
V_{CMR}^1	Common Mode Range $V_{PP} < 500mV$ $V_{PP} \geq 500mV$	-2.0 -1.8		-0.4 -0.4	-2.1 -1.9		-0.4 -0.4	-2.1 -1.9		-0.4 -0.4	-2.1 -1.9		-0.4 -0.4	V
t_r t_f	Output Rise/Fall Times Q (20% – 80%)	280		550	280		550	280		550	280		550	ps

1. The CMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PPmin} and 1V. The lower end of the CMR range varies 1:1 with V_{EE} . The numbers in the spec table assume a nominal $V_{EE} = -3.3V$. Note for PECL operation, the $V_{CMR}(min)$ will be fixed at $3.3V - |V_{CMR}(min)|$.

MC100EL29

DC CHARACTERISTICS ($V_{EE} = -4.2V$ to $-5.5V$; $V_{CC} = GND$)

Symbol	Characteristic	-40°C			0°C			25°C			85°C			Unit
		Min	Typ	Max										
I_{EE}	Power Supply Current		35	50		35	50		35	50		35	50	mA
V_{BB}	Output Reference Voltage	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V
I_{IH}	Input HIGH Current			150			150			150			150	μA
I_{IL}	Input LOW Current Dn Inputs	0.5			0.5			0.5			0.5			μA
	Dn Inputs	-300			-300			-300			-300			

4

MC100EL29

AC CHARACTERISTICS ($V_{EE} = -4.2V$ to $-5.5V$; $V_{CC} = GND$)

Symbol	Characteristic	-40°C			0°C			25°C			85°C			Unit
		Min	Typ	Max										
f_{MAX}	Maximum Toggle Frequency	1.1			1.1			1.1			1.1			GHz
t_{PLH} t_{PHL}	Propagation Delay CLK S, R	480 480		680 700	490 490		690 710	500 500		700 720	520 520		720 740	ps
t_S t_H	Setup Time Hold Time	0 100			0 100			0 100			0 100			ps
t_{RR}	Set/Reset Recovery	100			100			100			100			ps
t_{PW}	Minimum Pulse Width CLK, Set, Reset	400			400			400			400			ps
V_{PP}	Minimum Input Swing	150			150			150			150			mV
V_{CMR}^1	Common Mode Range $V_{PP} < 500mV$ $V_{PP} \geq 500mV$	-3.2 -3.0		-0.4 -0.4	-3.3 -3.1		-0.4 -0.4	-3.3 -3.1		-0.4 -0.4	-3.3 -3.1		-0.4 -0.4	V
t_r t_f	Output Rise/Fall Times Q (20% – 80%)	280		550	280		550	280		550	280		550	ps

1. The CMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PPmin} and 1V. The lower end of the CMR range varies 1:1 with V_{EE} . The numbers in the spec table assume a nominal $V_{EE} = -4.5V$. Note for PECL operation, the $V_{CMR}(min)$ will be fixed at $5.0V - |V_{CMR}(min)|$.