

## 8-STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS


### 40102B 2-DECADE BCD TYPE

### 40103B 8-BIT BINARY TYPE


- SYNCHRONOUS OR ASYNCHRONOUS PRESET
- MEDIUM-SPEED OPERATION :  $f_{CL} = 3.6\text{MHz}$  (TYP.) @  $V_{DD} = 10\text{V}$
- CASCADABLE
- QUIESCENT CURRENT SPECIFIED TO 20V FOR HCC DEVICE
- 5V, 10V AND 15V PARAMETRIC RATINGS
- INPUT CURRENT OF 100 nA AT 18V AND 25°C FOR HCC DEVICE
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC TENTATIVE STANDARD N°. 13 A, "STANDARD SPECIFICATIONS FOR DESCRIPTION OF "B" SERIES CMOS DEVICES"

### DESCRIPTION

The **HCC40102B**, **HCC40103B**, (extended temperature range) and the **HCF40102B**, **HCF40103B** (intermediate temperature range) are monolithic integrated circuits, available in 16-lead dual in-line plastic or ceramic package. The **HCC/HCF40102B**, and **HCC/HCF40103B** consist of an 8-stage synchronous down counter with a single output which is active when the internal count is zero. The **HCC/HCF40102B** is configured as two cascaded 4-bit BCD counters, and the **HCC/HCF40103B** contains a single 8-bit binary counter. Each type has control inputs for enabling or disabling the clock, for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the CARRY-OUT/ZERO-DETECT output are active-low logic. In normal operation, the counter is decremented by one count on each positive transition of the CLOCK. Counting is inhibited when the CARRY-IN/COUNTER ENABLE (CI/CE) input is high. The CARRY-OUT/ZERO-DET (CO/ZD) output goes low when the count reaches zero if the CI/CE input is low, and remains low for one full clock period. When the SYNCHRONOUS PRESET-ENABLE (SPE) input is low, data at the JAM input is clocked into the counter on the next positive clock transition regardless of the state of the CI/CE input. When the ASYNCHRONOUS PRESET-ENABLE (APE) input is low, data at the




### PIN CONNECTIONS



JAM inputs is asynchronously forced into the counter regardless of the state of the SPE, CI/CE, or CLOCK inputs. JAM inputs JO-J7 represent two 4-bit BCD words for the HCC/HCF40102B and a single 8-bit binary word for the HCC/HCF40103B. When the CLEAR (CLR) input is low, the counter is asynchronously cleared to its maximum count (99<sub>10</sub> for the HCC/HCF40102B and 255<sub>10</sub> for the HCC/HCF40103B).

the HCC/HCF40103B) regardless of the state of any other input. The precedence relationship between control input is indicated in the truth table. If all control inputs are high at the time of zero count, the counters will jump to the maximum count, giving a counting sequence of 100 or 256 clock pulses long. The HCC/HCF40102B and HCC/HCF40103B may be cascaded using the CI/CE input and the

### FUNCTIONAL DIAGRAM



### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>DD</sub> *	Supply Voltage : HCC Types HCF Types	– 0.5 to + 20 – 0.5 to + 18	V V
V <sub>I</sub>	Input Voltage	– 0.5 to V <sub>DD</sub> + 0.5	V
I <sub>I</sub>	DC Input Current (any one input)	± 10	mA
P <sub>tot</sub>	Total Power Dissipation (per package) Dissipation per Output Transistor for T <sub>op</sub> = Full Package-temperature Range	200 100	mW mW
T <sub>op</sub>	Operating Temperature : HCC Types HCF Types	– 55 to + 125 – 40 to + 85	°C °C
T <sub>stg</sub>	Storage Temperature	– 65 to + 150	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for external periods may affect device reliability.


\* All voltages are with respect to V<sub>SS</sub> (GND).

### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	Supply Voltage : HCC Types HCF Types	3 to 18 3 to 15	V V
V <sub>I</sub>	Input Voltage	0 to V <sub>DD</sub>	V
T <sub>op</sub>	Operating Temperature : HCC Types HCF Types	– 55 to + 125 – 40 to + 85	°C °C


## LOGIC DIAGRAMS

40102B



## LOGIC DIAGRAMS (continued)

Timing Diagram for 40102B and 40103B

**TRUTH TABLE**

Control Inputs				Preset Mode	Action	
CLR	APE	SPE	CI/CE		Inhibit Counter	Count Down
1	1	1	1	Synchronous	Preset on Next Positive Clock Transition	
1	1	1	0			
1	1	0	X			
1	0	X	X	Asynchronous	Preset Asynchronously	
0	X	X	X		Clear to Maximum Count	

Notes : 1. 0 = Low level

1 = High level

X = Don't care

2. Clock connected to clock input.

3. Synchronous operation : changes occur on negative-to-positive clock transitions..

JAM inputs : HCC/HCF010B ; MSD = J7, J6, J5, J4 (J7 is MSB)

LSD = J3, J2, J1, J0 (J3 is MSB)

HCC/HCF40103B Binary ; MSB = J7, LSB = J0

## STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)


Symbol	Parameter	Test Conditions				Value						Unit		
		$V_I$ (V)	$V_O$ (V)	$ I_{OL} $ ( $\mu$ A)	$V_{DD}$ (V)	$T_{Low}^*$		25°C			$T_{High}^*$			
						Min.	Max.	Min.	Typ.	Max.	Min.	Max.		
$I_L$	Quiescent Current	HCC Types	0/5		5		5		0.04	5		150	$\mu$ A	
			0/10		10		10		0.04	10		300		
			0/15		15		20		0.04	20		600		
			0/20		20		100		0.08	100		3000		
	HCF Types		0/5		5		20		0.04	20		150		
			0/10		10		40		0.04	40		300		
			0/15		15		80		0.04	80		600		
$V_{OH}$	Output High Voltage		0/5	< 1	5	4.95		4.95			4.95		V	
			0/10	< 1	10	9.95		9.95			9.95			
			0/15	< 1	15	14.95		14.95			14.95			
$V_{OL}$	Output Low Voltage		5/0	< 1	5	0.05			0.05		0.05		V	
			10/0	< 1	10	0.05			0.05		0.05			
			15/0	< 1	15	0.05			0.05		0.05			
$V_{IH}$	Input High Voltage		0.5/4.5	< 1	5	3.5		3.5			3.5		V	
			1/9	< 1	10	7		7			7			
			1.5/13.5	< 1	15	11		11			11			
$V_{IL}$	Input Low Voltage		4.5/0.5	< 1	5		1.5			1.5		1.5	V	
			9/1	< 1	10		3			3		3		
			13.5/1.5	< 1	15		4			4		4		
$I_{OH}$	Output Drive Current	HCC Types	0/5	2.5		5	-2		-1.6	-3.2		-1.15	mA	
			0/5	4.6		5	-0.64		-0.51	-1		-0.36		
			0/10	9.5		10	-1.6		-1.3	-2.6		-0.9		
			0/15	13.5		15	-4.2		-3.4	-6.8		-2.4		
	HCF Types		0/5	2.5		5	-1.53		-1.36	-3.2		-1.1		
			0/5	4.6		5	-0.52		-0.44	-1		-0.36		
			0/10	9.5		10	-1.3		-1.1	-2.6		-0.9		
			0/15	13.5		15	-3.6		-3.0	-6.8		-2.4		
$I_{OL}$	Output Sink Current	HCC Types	0/5	0.4		5	0.64		0.51	1		0.36	mA	
			0/10	0.5		10	1.6		1.3	2.6		0.9		
			0/15	1.5		15	4.2		3.4	6.8		2.4		
	HCF Types		0/5	0.4		5	0.52		0.44	1		0.36		
			0/10	0.5		10	1.3		1.1	2.6		0.9		
			0/15	1.5		15	3.6		3.0	6.8		2.4		
$I_{IH}, I_{IL}$	Input Leakage Current	HCC Types	0/18	Any Input		18	$\pm 0.1$		$\pm 10^{-5}$	$\pm 0.1$		$\pm 1$	$\mu$ A	
		HCF Types	0/15			15	$\pm 0.3$		$\pm 10^{-5}$	$\pm 0.3$		$\pm 1$		
$C_I$	Input Capacitance		Any Input						5	7.5			pF	

\*  $T_{Low} = -55^\circ\text{C}$  for HCC device :  $-40^\circ\text{C}$  for HCF device.\*  $T_{High} = +125^\circ\text{C}$  for HCC device :  $+85^\circ\text{C}$  for HCF device.The Noise Margin for both "1" and "0" level is : 1V min. with  $V_{DD} = 5\text{V}$ , 2V min. with  $V_{DD} = 10\text{V}$ , 2.5 V min. with  $V_{DD} = 15\text{V}$ .


**DYNAMIC ELECTRICAL CHARACTERISTICS** ( $T_{amb} = 25^\circ C$ ,  $C_L = 50\text{pF}$ ,  $R_L = 200\text{k}\Omega$ ,  
typical temperature coefficient for all  $V_{DD}$  values is  $0.3\%/\text{ }^\circ C$ , all input rise and fall time = 20ns)

Symbol	Parameter	Test Conditions		Value			Unit
			$V_{DD}$ (V)	Min.	Typ.	Max.	
$t_{PHL}, t_{PLH}$	Propagation Delay Time	Clock to-out		5	300	600	ns
				10	130	260	
				15	95	190	
		Carry In/Counter Enable-to-output		5	200	400	ns
				10	90	180	
				15	65	130	
		Asynchronous Preset Enable-to-output		5	650	1300	
				10	300	600	
				15	200	400	
		Clear-to-output		5	375	750	ns
				10	180	360	
				15	100	200	
$t_{THL}, t_{TLH}$	Transition Time			5	100	200	ns
				10	50	100	
				15	40	80	
$t_w$	Pulse Width	Clock Pulse Width		5	300	150	ns
				10	180	90	
				15	80	40	
		CLR Pulse Width		5	320	160	ns
				10	160	80	
				15	100	50	
		APE Pulse Width		5	360	180	ns
				10	160	80	
				15	120	60	
$t_{setup}$	Setup Time	SPE Setup Time		5	280	140	ns
				10	140	70	
				15	100	50	
		JAM Setup Time		5	200	100	ns
				10	80	40	
				15	60	30	
$f_{CL}$	Maximum Clock Input Frequency			5	0.7	1.4	MHz
				10	1.8	3.6	
				15	2.4	4.8	


Output Low (sink) Current Characteristics.




Output High (source) Current Characteristics.




Typical Transition Time vs. Load Capacitance.




Typical Propagation Delay Time vs. Load Capacitance (clock to CO/ZD).



Typical Maximum Clock Input Frequency vs. Supply Voltage.




Typical Dynamic Power Dissipation vs. Frequency.




**TYPICAL APPLICATIONS**


Divide-by-"N" Counter.




Programmable Timer.




Microprocessor Interrupt Timer.



Synchronous Cascading.




Microprocessor Interrupt Timer.




\* An output spike (160ns @  $V_{DD} = 5V$ ) occurs whenever two or more devices are cascaded in the parallel-clocked mode because the clock-to-carry out delay is greater than the carry-in-to-carry out delay. This spike is eliminated by gating the out<sub>n</sub> output of the last device with the clock as shown.

**TEST CIRCUITS**


Quiescent Device Current.




Input Voltage.



Input Current.



Maximum Clock Frequency.



Dynamic Power Dissipation.

