# DR-11525 16-BIT HIGH FREQUENCY HYBRID DIGITAL-TO-RESOLVER CONVERTER



# DESCRIPTION

The DR-11525 is a versatile multiplying Digital-to-Resolver converter. The digital input represents an angle, and the output is resolver type, SIN/COS. The reference input will accept any waveform, even a saw-tooth for CRT drive. Because the reference is DC-coupled to the output, the DR-11525 can be used as: a Digital-to-Resolver converter using a sinusoidal reference as an input; a Digital-to-SIN/COS DC converter using a DC reference; a polar-to-rectangular converter using a reference input proportional to the radius vector; or a rotating cartwheel sweep generator for PPI displays using a sawtooth reference.

The DR-11525 is a complete Digital-to-Resolver (D/R) converter in one hybrid module. The DR-11525 circuit design allows for higher accuracy and reduces the output scale factor variation so that the output can drive displays directly. The output line-to-ground voltage can be scaled by external resistors. The DR-11525 also includes high AC and DC common-mode rejection at the reference input.

# **APPLICATIONS**

Because of its high reliability, small size and low power consumption, the hybrid DR-11525 is ideal for the most stringent and severe industrial and military ground or avionics applications. All units are available with MIL-PRF-38534 processing as a standard option.

Among the many possible applications are computer-based systems in which digital angle information is processed, such as synchro/resolver simulators, flight trainers, flight instrumentation, fire control systems, IR, and radar and navigation systems. In addition, the DR-11525 is ideal for motor and robotic control test systems.



Data Device Corporation 105 Wilbur Place Bohemia, New York 11716 631-567-5600 Fax: 631-567-7358 www.ddc-web.com



# FEATURES

- Accuracy Up to 1 Minute
- Operational Up to 10 kHz
- 2 Vrms, 6.81 Vrms, 11.8 VL-L, or Scalable Resolver Outputs
- 2 mA rms Output
- 16-Bit Resolution
- 8-Bit/2-Byte Double Buffered
  Transparent Latches
- DC-Coupled Reference Accepts Any Waveform
- High-Rel CMOS D/R Chip
- No +5 V Supply Required

FOR MORE INFORMATION CONTACT:

Technical Support: 1-800-DDC-5757 ext. 7771

© 1996, 1999 Data Device Corporation



Apply over temperature range, power supply range, reference voltage and frequency range, and 10% harmonic distortion in the reference.							
PARAMETER	UNIT	VALUE					
RESOLUTION	Bits		16				
ACCURACY AND							
DYNAMICS							
	Minutes	4 to 1 min (See On	dering information)				
output/toodiady	minucoo	1 minute part 1 r	min up to 1 kHz				
		1 5 min for 1 to 5	kHz and 3 min for				
		5 to 10 kHz (qua	ranteed by design -				
		tested at 5 kHz)	antood by doolgin				
Differential Linearity	I SB	+1 max					
Output Settling Time	usec	Less than 20 for an	v digital step change				
	p		.,				
Logic Type		Natural binary and	ale narallel nositive				
Logio Type		logic CMOS and	TTL compatible				
		Inputs are CMOS	transient protected.				
		Logic 0	= 0 to $+1$ V				
		Logic 1	= +2.2V to +5V				
Load Current	μА	20 max to GND (	bits 1-16)				
		20 max to $+5V$ (LL, LM, LA)					
		See Timing Diagr	am (FIGURE 2.).				
REFERENCE INPUT		0 0	, ,				
Туре		Three differential s	olid-state inputs: two				
<i></i>		for standard 26V, o	one programmable.				
Frequency Range	Hz	DC to 10k					
Standard Input							
Voltage (Note 1)							
RH3-RL3	V	4.4					
RH2-RL2	V	26					
RH-RL	V	26					
INPLIT IMPEDANCE							
Single-Ended: RH-and	k ohm	100 +0 5%					
Differential: RH to RI	k ohm	200 +0.5%					
	IX OIIIII	200 ±0.070					
Type		Resolver					
Output Current	mA rms	2 max					
Standard Output	11.0 (11110	(Tracks Reference	e Input Voltage)				
Voltage (Note 2)		(					
RH-RL	Vrms, ,	11.8 nominal					
RH2-RL2	Vrms	6.81 (single ende	ed)				
RH3-RL3	Vrms	2.0 nominal (sing	le ended)				
Transform. Ratio Tol.	%	±0.5 max	,				
Scale Factor Variation	%	±0.1 max					
DC Offset (Single ended)	mV	±15 max Varies v	vith input angle.				
POWER SUPPLIES			-				
Voltage	V	+15 ±5%	-15 ±5%				
Max volt. w/o damage		+18V	-18V				
Current or Impedance	mAmax	35+ load current	35+ load current				
TEMPERATURE							
BANGES (CASE)							
Operation							
-1 Option	ംറ	-55 to +125					
-2 Option	°C	-40 to +85					
-3 Option	°C	0 to +70					
Storage	ů.	-55 to +135					
PHYSICAI		30.00 100					
CHARACTERISTICS							
Package Type		36-ni					
Size	in.(mm) 0.78 x 1.9 x 0.21 (19.7 x 48.1 x 5						
Weight	oz (a)	0.8	5 (24)				
Notes: 1) Maximum roforo		$RH_RI = 26V \pm 10$					

TABLE 1. DR-11525 SPECIFICATIONS

#### +10%; RH3-RL3 = 16.4V. (2) Minimum voltage output (when using scalable reference input) is 1V differential or 0.5V single ended. (3) Differential is line-to-line (L-L); single ended is line-to-ground (L-gnd).

# INTRODUCTION

As shown in FIGURE 1, the signal conversion in the DR-11525 is performed by a high-accuracy digital-to-resolver converter whose sin and cos outputs have a low scale factor variation as a function of the digital input angle. This resolver output is amplified by scaling amplifiers for resolver output. The output line currents can be 2 mA rms max, which is sufficient for driving R/D converters, solid-state control transformers, and displays. Output power amplifiers will be required, however, for driving electromechanical devices such as synchros and resolvers.

The reference conditioner has a differential input with high AC and DC common mode rejection, so that a reference isolation transformer will seldom be required. There are three sets of reference inputs which provide three different input/output ratios. The RH- RL input provides a 0.45 ratio between the reference input and the signal output and is designed to provide 11.8 VL-L differential output for a 26 Vrms reference input. The RH2-RL2 input provides a 0.52 ratio between the reference input and the signal output and is designed to provide a 6.81 Vrms singleended output for a 26 Vrms reference input. The RH3-RL3 input provides a 0.91 ratio between the reference input and the signal output and is designed to provide a 2 Vrms single-ended output for a 4.4 Vrms reference input. Series resistors can be added to accommodate higher reference levels or to reduce the output level.

DEGREES (HEX)	16 BIT DIGITAL WORD ( $\Phi$ ) (1 = MSB, 16 = LSB)															
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
0° (0000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15° (0AAB)	0	0	0	0	1	0	1	0	1	0	1	0	1	0	1	1
30° (1555)	0	0	0	1	0	1	0	1	0	1	0	1	0	1	0	1
45° (2000)	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
60° (2AAB)	0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	1
75° (3666)	0	0	1	1	0	1	0	1	0	1	0	1	0	1	0	1
90° (4000)	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
120° (5555)	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
135° (6000)	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
180° (8000)	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
240° (AAAB)	1	0	1	0	1	0	1	0	0	0	1	0	1	0	1	1
270° (C000)	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
285° (CAAB)	1	1	0	0	1	0	1	0	1	0	0	0	1	0	1	1
300° (D555)	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
315° (E000)	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
330° (EAAB)	1	1	1	0	1	0	1	0	1	0	1	0	1	0	1	1
345° (F555)	1	1	1	1	0	1	0	1	0	1	0	1	0	1	0	1
359° (FFFF)	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

# **TABLE 2. ANGLES IN DEGREES CROSS REFERENCED TO A 16-BIT DIGITAL WORD**

## POWER SUPPLY CYCLING

Power supply cycling of the DDC converter should follow the guidelines below to avoid any potential problems. Strictly maintain proper sequencing of supplies and signals per typical CMOS circuit guidelines:

- Apply power supplies first (+15, -15V and ground).
- Apply digital control signals next.
- Apply analog signals last.

The reverse sequence should be followed during power down of the circuit.



# FIGURE 2A. LE, LM, LA TIMING DIAGRAMS (16 BIT)



#### FIGURE 2B. LL, LM, LA TIMING DIAGRAMS (8 BIT)

The reference conditioner output -R is intended for test purposes. For a 26 Vrms nominal input to RH, RL, -R should be 5.9 Vrms.

The timing relationship of  $\overline{\text{LL}}$ ,  $\overline{\text{LM}}$ , and  $\overline{\text{LA}}$  is shown in FIGURE 2 as a design reference.

### **OUTPUT SCALING AND REF. LEVEL ADJUSTMENT**

The DR-11525 operates like a multiplying D/A converter in that the voltage of each output line is directly proportional to the reference voltage. See FIGURE 3.

The magnitude of the resistors, R', in ohms is calculated as follows:

\*Note: For RH2, RL2 and RH3, RL3: Vout(single-ended) = 1/2 Vout<sub>L-L</sub>.



\*For RH2-RL2: 
$$\frac{\text{Vout}_{L-L}}{\text{Vin}} = \frac{45.38\text{k}}{86.63\text{k} + \text{R}}$$

\*For RH3-RL3: 
$$\frac{\text{Vout}_{L-L}}{\text{Vin}} = \frac{45.38\text{k}}{49.92\text{k} + \text{R}'}$$



#### FIGURE 3. REFERENCE LEVEL ADJUSTMENT



## FIGURE 4. DIFFERENTIAL RESOLVER OUTPUT

### **OUTPUT PHASING AND OUTPUT SCALE FACTOR**

The analog output signals have the following phasing:

Resolver output:

S3—S1 = (RH - RL)Ao(1 + A( $\theta$ )) sin  $\theta$ S2—S4 = (RH - RL)Ao(1 + A( $\theta$ )) cos  $\theta$ 

The output amplifiers simultaneously track reference voltage fluctuations because they are proportional to (RH - RL). The transformation ratio Ao is 11.8/26 for 11.8 Vrms<sub>L-L</sub> output. The maximum variation in Ao from all causes is ± 0.2%. The term A( $\theta$ ) represents the variation of the amplitude with the digital signal input angle. A( $\theta$ ), which is called the scale factor variation, is a smooth function of ( $\theta$ ) without discontinuities and is less than ±0.1% for all values of ( $\theta$ ). Therefore, the analog output can vary as much as ±0.3% due to the transformation ratio and scale factor variations.

Because the amplitude factor (RH - RL)Ao(1 + A( $\theta$ )) varies simultaneously on all output lines, it will not be a source of error when the DR-11525 is to drive a ratiometric system such as a synchro or resolver. However, if the outputs are used independently, as in x-y plotters, the amplitude variations must be taken into account.

TABLE 3. PIN CONNECTION TABLE									
PIN	NAME	PIN	NAME	PIN	NAME				
1 2 3 4 5 6 7 8 9 10 11	NC +15V GND -15V RH2 (6.81V) RL2 (6.81V) -R RL (11.8V) RL3 (2V) RH3 (2V) RH3 (2V) BH 14	13 14 15 16 17 18 19 20 21 22 22 23 24	Bit 13 Bit 12 Bit 12 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2	25 26 27 28 29 30 31 32 33 34 35 36	Bit 1 (MSB) Bit 15 Bit 16 (LSB) LM LL LA S4 (-COS) S1 (-SIN) NC S3 (+SIN) S2 (+COS)				
12	Dit 14	24		50	32 (1003)				

Notes:

1. -R (Pin 7) can be used for test purposes to detect whether a reference signal is present. See block diagram.

2. Functions LL, LA, and LM may be left unconnected when not used.

3. External scaling resistor pin 11 RH3 output pins (31, 32, 35, 36).

4. RH and RL (pins 10, 8) 26 V reference with differential outputs on pins 35, 36, 32, 31.

5. RH2 and RL2 (pins 5, 6) 26 V reference with single-ended output on pins 35, 36.

6. RH3 and RL3 (pins 11, 9) 4.4 V reference with single-ended outputs on pins 35, 36.



#### FIGURE 5. SINGLE-ENDED RESOLVER OUTPUT

Data Device Corporation www.ddc-web.com



Notes:

1. Dimensions shown are in inches (millimeters).

2. Lead identification numbers are for reference only.

3. Lead cluster shall be centered within  $\pm 0.005$  of outline dimensions.

Lead spacing dimensions apply only at seating plane.

4. Pin material meets solderability requirements of MIL-STD-202E, Method 208C.

#### FIGURE 6. DR-11525 MECHANICAL OUTLINE 36-PIN DDIP (CERAMIC)



Notes:

1. Dimensions shown are in inches (millimeters).

2. Lead identification numbers are for reference only.

3. Lead cluster shall be centered within ±0.005 of outline dimensions.

Lead spacing dimensions apply only at seating plane.

4. Pin material meets solderability requirements of MIL-STD-202E,

Method 208C.

#### FIGURE 7. DR-11525 MECHANICAL OUTLINE 36-PIN FLAT PACK (CERAMIC)

### **ORDERING INFORMATION**



\* Consult factory for availability of ±1 minute parts.

\*\* Standard DDC Processing with burn-in and full temperature test (See table below).

STANDARD DDC PROCESSING FOR HYBRID AND MONOLITHIC HERMETIC PRODUCTS							
TECT	MIL-STD-883						
IESI	METHOD(S)	CONDITION(S)					
INSPECTION	2009, 2010, 2017, and 2032	—					
SEAL	1014	A and C					
TEMPERATURE CYCLE	1010	С					
CONSTANT ACCELERATION	2001	3000g					
BURN-IN	1015 (note 1), 1030 (note 2)	TABLE 1					

Notes:

1. For Process Requirement "B\*" (refer to ordering information), devices may be non-compliant with MIL-STD-883, Test Method 1015, Paragraph 3.2. Contact factory for details. 2. When applicable. The information in this data sheet is believed to be accurate; however, no responsibility is assumed by Data Device Corporation for its use, and no license or rights are granted by implication or otherwise in connection therewith. Specifications are subject to change without notice.

Please visit our web site at www.ddc-web.com for the latest information.



For Technical Support - 1-800-DDC-5757 ext. 7771

World Wide Web - http://www.ddc-web.com

