

### 1Mx16 3.3V CMOS EDO Dynamic RAM

#### ADVANCED\*

#### PIN CONFIGURATION TOP VIEW

Vcc 🗆 1	42 3 GND
1/00 🗆 2	41 🗍 1/015
I/O1 🔲 3	40 1/014
1/02 🖫 4	39 🗀 1/013
1/03 🗆 5	38 🗌 1/012
Vcc 🗌 6	37 🗍 GND
1/04 🗌 7	36 1/011
VO5 🗌 8	35 1/010
I/O6 🗌 9	34 🗍 1/09
1/07 🗌 10	33 🗍 I/OB
NC 🗆 11	32 🗌 NC
NC 🗆 12	31 ☐ LCAS
WE 🗌 13	30 UCAS
RAS 🗌 14	29 □ ŌĒ
NC 🗌 15	28 🗀 A9
NC 🗌 16	27 🗀 🗛
AO 🔲 17	26 🗀 A7
A1 🗌 18	25 🗌 🗚 A6
A2 🗌 19	24 🗌 A5
A3 🗌 20	23 🗌 A4
Vcc 🗌 21	22 GND

#### **PIN DESCRIPTION**

A0-9	Address Inputs
I/O <sub>0-15</sub>	Data Input/Outputs
ŌĒ	Output Enable
WE	Write Enable
RAS	Row Address Strobe
ŪCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
Vcc	Power Supply
GND	Ground
NC	Not Connected

### PLASTIC PLUS™ FEATURES

- Fast Access Time (trac): 70ns
- Power Supply:  $3.3V \pm 0.3V$
- Packaging
  - 42 Lead Plastic Surface-Mount SOJ (TJ)
- Commercial, Industrial and Military Temperature Ranges
- Extended Data Out (EDO) Page Mode Access Cycle.
- TTL-Compatible Inputs and Outputs
- JEDEC and Industry-Standard x16 Timing, Functions, Pinout and Package.
- RAS-Only Refresh
- xCAS Before RAS Refresh
- Hidden Refresh
- Byte Write Access Cycle
- 1024 Cycle Refresh in 32ms
- This data sheet describes a product that may or may not be under development and is subject to change or cancellation without notice.

#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Min	Max	Unit
Operating Temperature	TA	-55	+125	°C
Storage Temperature	Tstg	-55	+150	°C
Short Circuit Output Current	los		50	mA
Power Dissipation	PT		1	W
Supply Voltage Range*	Vcc	-1.0	5.5	V
Voltage Range on any Pin*	VT	-1.0	5.5	V

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	3.0	3.6	V
Input High Voltage	ViH	2.0	5.5	V
Input Low Voltage*	VIL	-1.0	+0.8	V
Operating Temp. (Mil.)	TA	-55	+125	· C
Operating Temp. (Ind.)	TA	-40	+85	°C

<sup>\*</sup> The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

#### **CAPACITANCE**

 $(TA = 25^{\circ}C)$ 

Parameter	Symbol	Max	Unit
Au-9 Input Capacitance	CI(A)	5	pF
RAS and CAS Input Capacitance	CI(RC)	7	p∈
OE Input Capacitance	CI(OE)	7	p⊨
WE Input Capacitance	Ci(we)	7	p₽
I/O Capacitance	Сю	7	p⊧

This parameter is guaranteed by design but not tested.

#### DC CHARACTERISTICS

(Vcc = 3.3V, GND = 0V, TA = -55°C to +125°C)

			70		
Parameter	Test Condition	Symbol	Min	Max	Units
High Level Output Voltage	Iон = -2.0mA	Vон	2.4		ν
Low Level Output Voltage	IoL = 2.0mA	Vol		0.4	٧
Input Current (Leakage)	Vi = 0V to +5.5V All others = 0V	Įs		10	μА
Output current (Leakage)	VO = 0V to Vcc, CAS high	lo		10	μА
Read or Write Cycle Current	minimum cycle	ICC1		190	mA
Standby Current	TTL, RAS and CAS high	lcc2		1	mA
Claimby Current	CMOS, RAS and CAS high	lcc2		0.5	mA
Average Page Current	RAS low, CAS cycling	1004		150	mA

# **AC TEST CIRCUIT** Current Source $V_Z \approx 1.5V$ (Bipolar Supply) Current Source

#### **AC TEST CONDITIONS**

Parameter	Тур	Unit
Input Pulse Levels	VIL = 0, VIH = 2.5	٧
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	٧

#### NOTES:

Vz is programmable from -2V to +7V. IDL & IOH programmable from 0 to 16mA.

Tester Impedance  $Z_0 = 75 \Omega$ .

Vz is typically the midpoint of Von and Vol. TOL & TOH are adjusted to simulate a typical resistive load circuit.

ATE tester includes jig capacitance.

PLASTIG PUSS DRAM

<sup>\*</sup> All voltage values are with respect to GND.

#### **AC CHARACTERISTICS**

(Notes: 1, 2, 4-7, 12) (Vcc =  $3.3V \pm 0.3V$ , GND = 0V, TA =  $-55^{\circ}$ C to  $+125^{\circ}$ C)

Parameter	Symbol		-70	
		Min	Max	
Column Address Access Time	taa		35	ns
Column Address Setup to CAS Precharge	tach	15		ns
Column Address Hold Time (Reference to RAS)	tar	50		ns
Column Address Setup Time (20)	tasc	0		ns
Row Address Setup Time (20)	tasr	0		ns
Column Address to WE Delay Time (8)	tawd	59		ns
Access Time from CAS (9,20)	tcac		20	ns
Column Address Hold Time (20)	tgah	12		ns
CAS Pulse Width (22)	tcas	12	10,000	ns
CAS Low to "don't care" during Self Refresh	toHo	15		ns
CAS Hold Time (CBR Refresh) (3,21)	toan	12		ns
Last CAS going Low to first CAS to return High (24)	toloh	10		ns
CAS to Output in Low-Z (21)	touz	0		ns
Data Output hold after next CAS Low	tсон	3		ns
CAS Precharge Time (10,25)	top	10		ns
Access Time from CAS Precharge (21)	topa		40	ns
CAS to RAS Precharge Time (21)	tore	5		ns
CAS Hold Time (21)	tcsн	50		ns
CAS Setup Time (CBR Refresh) (3,20)	tosa	5		ns
CAS to WE Delay Time (8,20)	towo	40		ns
Write Command to CAS Lead Time (21)	towi.	15		ns
Data-In Hold Time (11,20)	toн	12		ns
Data-In Setup Time (11,20)	tos	0		ns
Output Disable	top	0	15	ns
Output Enable (12, 20)	toe		20	ns
OE Hold Time from WE during Read-Modify-Write Cycle (13)	tоен	10		ns
OE High hold from CAS High (13)	toenc	10		ns
OE High Pulse Width	toep	5		ns
OE Low to CAS High Setup Time	toes	5		ns
Output Buffer Turn-Off Delay (15,21)	torr	0	15	ns

NOTES: See full list on page 15-7.



### **AC CHARACTERISTICS**

(Notes: 1, 2, 4-7, 12) (Vcc = 5.0V, GND = 0V,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

Parameter	Symbol	<u>-70</u>		Units
		Min	Max	
OE Setup Prior to RAS during Hidden Refresh Cycle (26)	tore	0		ns
EDO-Page-Mode Read or Write Cycle Time (26)	tec	30		ns
EDO-Page-Mode Read-Write Cycle Time (14)	terwo	71		ns
Access Time from RAS (16)	trac		70	ns
RAS to Column Address Delay Time	trad	12		ns
Row Address Hold Time	trah	10		ns
RAS Pulse Width	tras	70	10,000	ns
RAS Pulse Width (EDO Page Mode)	trasp	70	125,000	ns
RAS Pulse Width during Self Refresh	trass	100		μs
Random Read or Write Cycle Time	tec	124		ns
RAS to CAS Delay Time (17.20)	trod	14		ns
Read Command Hold Time (referenced to CAS) (18.23)	tясн	0		ns
Read Command Setup Time (20)	trics	0		ns
Refresh Period (1,024 cycles)	tref		16	ms
Refresh Period (1,024 cycles)	tref		128	ms
RAS Precharge Time	trp	50		ns
RAS to CAS Precharge Time	trec	5		ns
RAS Precharge Time exiting Self Refresh	tres	125		ns
Read Command Hold Time (referenced to RAS) (18)	tran	0		ns
RAS Hold Time (27)	tяsн	15		ns
Read Write Cycle Time	tawc	170		ns
RAS to WE Delay Time (8)	trwo	90		ns
Write Command to RAS Lead Time	trwL	15		ns
Transition Time (rise or fall)	tr	2	50	ns
Write Command Hold Time (27)	twcH	12		ns
Write Command Hold Time (referenced to RAS)	twcs	55		ns
WE Command Setup Time (8,20)	twcs	0		ns
Output Disable Delay from WE	twнz	0	15	ns
Write Command Pulse Width	twe	5		ns
WE Pulse to Disable at CAS High	twp2	12		ns
WE Hold Time (CBR Refresh)	twrH	10		ns
WE Hold Time (CBR Refresh)	twrp	10		ns

NOTES: See full list on next page.

### WPDE1M16V-70TJ)

#### NOTES:

- 1. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ TA ≤ 70°C) is ensured
- 2. An initial pause of 100µs is required after power-up is followed by eight RAS refresh cycles (RAS-only or CBR with WE High), before proper device operation is ensured. The eight RAS cycle wake-ups should be repeated any time the tree refresh requirement is exceeded.
- 3. Enables on-chip refresh and address counters
- 4. AC characteristics assume tr = 2.5ns.
- 5. Via (min) and Via (max) are reference levels for measuring timing of input signals. Transition times are measured between Via and Via (or between VIL and VIH).
- 6. In addition to meeting the transition rate between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 7. Measured with a load equivalent to two TTL gates and 100pF; and Vol = 0.8V and VoH = 2V.
- 8. twos. trivial tawa and towa are not restrictive operating parameters, twos applies to Early Write cycles, trivial tawa and towa apply to Read-Modify-Write cycles. If twos ≥ twos (min), the cycle is an Early Write cycle and the data output will remain an open circuit throughout the entire cycle. twos < twos (min) and tawo ≥ tawo (min), tawo ≥ tawo (min) and towo ≥ towo (min), the cycle is a Read-Modify-Write and the data output will contain data read from the selected cell. If neither of the above conditions is met, the data-out is indeterminate.  $\overline{OE}$  held High and  $\overline{WE}$  taken Low after CAS goes Low results in a Late Write (OE-controlled) cycle, twos, trwp, town and tawn are not applicable in a Late Write cycle.
- 9. Assumes that tRCD ≥ tRCD (max).
- 10. If CAS is Low at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer. CAS must be pulsed High for top
- 11. These parameters are referenced to CAS leading edge in Early Write cycles and WE leading edge in Late Write or Read-Modify-Write cycles.
- 12. If  $\overline{OE}$  is tied permanently Low, Late Write or Read-Modify-Write operations are not permissible and should not be attempted. Additionally,  $\overline{WE}$ must be pulsed during CAS High time in order to place I/O buffers in High-Z.
- 13. Late Write and Read-Modify-Write cycle must have both too and toek met (OE High during Write cycle) in order to ensure that the output buffers will be open during the Write cycle. The I/Os will provide the previously read data if CAS remains Low and OE is taken back Low after toeh is met. If CAS goes High prior to OE going back Low, thel/Os will remain open.
- 14. Assumes that taco ≥ taco (max). If taco is greater than the maximum recommended value shown in this table, take will increase by the amount that the exceeds the value shown.
- 15, topf (max) defines the time at which the output achieves the open circuit condition and is not referenced from the rising edge of RAS or CAS.
- 16. The trap (max) limit is no longer specified, trap (max) was specified as a reference point only. If trap was greater than the specified trap (max) limit, then access time was controlled exclusively by tag (trac and togo no longer applied). With or without the trop limit, tag and togo must always be met.
- 17. The tage (max) limit is no longer specified, tage (max) was specified as a reference point only. If tage was greater than the specified tage (max) limit, then access time was controlled exclusively by teac (trac (min) no longer applied). With or without the tree limit, taa and teac must always be met.
- 18. Either trich or trich must be satisfied for a Read cycle.
- 19. The first xCAS edge to transition Low.
- 20. Output parameter (I/Ox) is referenced to corresponding CAS input: I/O<sub>1-8</sub> by LCAS and I/O<sub>9-16</sub> by UCAS.
- 21. Each xCAS must meet minimum pulse width.
- 22. The last xCAS edge to transition High.
- 23. Last falling xCAS edge to first rising xCAS edge.
- 24. Last rising xCAS edge to first rising xCAS edge.
- 25. Last rising CAS edge to next cycle's last rising xCAS edge.
- 26. Last xCAS to go Low.
- 27. A Hidden Refresh may also be performed after a Write cycle. In this case, WE is Low and OE is High.

#### **GENERAL DESCRIPTION**

The 1M x 16 is a randomly accessed, solid-state memory containing 16,777,216 bits organized in a x16 configuration. The Meg x 16 has both Byte Write and Word Write access cycles via two CAS pins (LCAS and UCAS).

These function like a single CAS found on other DRAMs in that either LCAS or UCAS will generate an internal CAS.

The CAS function and timing are determined by the first CAS (LCAS or UCAS) to transition Low and the last CAS to transition back High. Using only one of the two signals results in a byte Write cycle. LCAS transitioning Low selects an access cycle for the Tower byte (I/O1-8), and UCAS transitioning Low selects an access cycle for the upper byte (I/O<sub>9-16</sub>)

Each bit is uniquely addressed through the 20 address bits during Read or Write cycles. These are entered 10 bits (Ao-9) at a time. RAS is used to latch the first 10 bits and CAS, the latter 10 bits. The CAS function also determines whether the cycle will be a refresh cycle (RAS only) or an active cycle (Read, Write or Read-Write) once RAS goes Low.

The CAS and UCAS inputs internally generate a CAS signal that functions like the single CAS input on other DRAMs. The key difference is each CAS input (LCAS and UCAS) controls its corresponding eight I/O inputs during Write accesses. LCAS controls I/O1-8, and UCAS controls I/O9-16. The two CAS controls give the 1M x 16 both Byte Read and Byte Write cycle capabilities.

A logic High on WE dictates Read mode, while a logic Low on WE dictates Write mode. During a Write cycle, data-in (I) is latched by the falling edge of WE or CAS (LCAS or UCAS), whichever occurs last. An Early Write occurs when WE is taken Low prior to either CAS falling. A Late Write or Read-Modify-Write occurs when WE falls after CAS (LCAS or UCAS) was taken Low. During Early Write cycles, the data outputs (0) will remain High-Z, regardless of the state of OE. During Late Write or Read-Modify-Write is attempted while keeping OE Low, no write will occur, and the data outputs will drive read data from the accessed location.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O. Pin direction is controlled by OE and WE.

#### **PAGE ACCESS**

Page operations allow faster data operations (Read), Write or Read-Modify-Write) within a row address defined page boundary. The Page cycle is always initiated with a row address strobed-in by RAS, followed by a column address strobed-in by CAS. CAS may be toggled-in by holding RAS Low and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS High terminates the Page Mode of operation.

#### **EDO PAGE MODE**

The 1M x 16 provides EDO Page Mode, which is an accelerated Fast Page Mode cycle. The primary advantage of EDO is the availability of data-out even after CAS returns High. EDO provides for CAS precharge time (tcp) to occur without the output data going invalid. This elimination of CAS output control provides for pipeline Reads.

Fast Page Mode DRAMs have traditionally turned the output buffers off (High-Z) with the rising edge of CAS, EDO Page Mode DRAMs operate like Fast Page Mode DRAMs, except data will remain valid or become valid after CAS goes High during Reads, provided RAS and OE are held Low. If OE is pulsed while RAS and CAS are Low, data will toggle from valid data to High-Z and back to the same valid data. If  $\overrightarrow{OE}$  is toggled or pulsed after  $\overrightarrow{CAS}$  goes High while RAS remains Low, data will transition to and remain High-Z. WE can also perform the function of disabling the output drivers under certain conditions.

#### BYTE ACCESS CYCLE

The Byte Writes and Byte Reads are determined by the use of CAS and UCAS. Enabling LCAS selects a lower byte access (I/O1-8). Enabling UCAS selects an upper byte access (I/O9-16). Enabling both LCAS and UCAS selects a Word Write cycle.

The 1M x 16 may be viewed as two 1M x 8 DRAMs that have common input controls, with the exception of the CAS inputs.

Additionally, both bytes must always be of the same mode of operation if both bytes are active. A CAS precharge must be satisfied prior to changing modes of operation between the upper and lower bytes. For example, an Early Write on one byte and a Late Write on the other byte are not allowed during the same cycle. However, an Early Write on one byte and a Late Write on the other byte, after a CAS precharge has been satisfied, are permissible.

#### REFRESH

Preserve correct memory cell data by maintaining power and executing any RAS cycle (Read, Write) or RAS refresh cycle (RASonly, CBR or Hidden) so that all 1,024 combinations of RAS addresses are executed within tREF (max), regardless of sequence. The CBR, Extended and Self Refresh cycles will invoke the internal refresh counter for automatic RAS addressing.

The Self Refresh mode is terminated by driving RAS High for minimum time trees. This delay allows for completion of any internal refresh cycles that may be in process at the time of the RAS Low-to-High transition. If the DRAM controller uses a distributed refresh sequence, a burst refresh is not required upon exiting Self Refresh.

However, if the DRAM controller utilizes a RAS-only burst refresh sequence, all 1,024 rows must be refreshed within the average internal refresh rate, prior to the resumption of normal operation.

#### **STANDBY**

Returning RAS and CAS High terminates a memory cycle and decreases chip current to a reduced standby level. The chip is preconditioned for the next cycle during the RAS High time.





