

**1Mx16 3.3V CMOS EDO Dynamic RAM** *ADVANCED****PIN CONFIGURATION
TOP VIEW**

V _{CC}	1	42	GND
I/O0	2	41	I/O15
I/O1	3	40	I/O14
I/O2	4	39	I/O13
I/O3	5	38	I/O12
V _{CC}	6	37	GND
I/O4	7	36	I/O11
I/O5	8	35	I/O10
I/O6	9	34	I/O9
I/O7	10	33	I/O8
NC	11	32	NC
NC	12	31	LCAS
WE	13	30	UCAS
RAS	14	29	OE
NC	15	28	A9
NC	16	27	A8
A0	17	26	A7
A1	18	25	A6
A2	19	24	A5
A3	20	23	A4
V _{CC}	21	22	GND

PIN DESCRIPTION

A0-9	Address Inputs
I/O0-15	Data Input/Outputs
OE	Output Enable
WE	Write Enable
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
V _{CC}	Power Supply
GND	Ground
NC	Not Connected

PLASTIC PLUS™ FEATURES

- Fast Access Time (trac): 70ns
- Power Supply: 3.3V ± 0.3V
- Packaging
 - 42 Lead Plastic Surface-Mount SOJ (TJ)
- Commercial, Industrial and Military Temperature Ranges
- Extended Data Out (EDO) Page Mode Access Cycle.
- TTL-Compatible Inputs and Outputs
- JEDEC and Industry-Standard x16 Timing, Functions, Pinout and Package.
- RAS-Only Refresh
- \overline{x} CAS Before RAS Refresh
- Hidden Refresh
- Byte Write Access Cycle
- 1024 Cycle Refresh in 32ms

* This data sheet describes a product that may or may not be under development and is subject to change or cancellation without notice.

15**PLASTIC PLUS DRAM**



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T _A	-55	+125	°C
Storage Temperature	T _{STG}	-55	+150	°C
Short Circuit Output Current	I _{OS}		50	mA
Power Dissipation	P _T		1	W
Supply Voltage Range*	V _{CC}	-1.0	5.5	V
Voltage Range on any Pin*	V _I	-1.0	5.5	V

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

* All voltage values are with respect to GND.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	3.0	3.6	V
Input High Voltage	V _{IH}	2.0	5.5	V
Input Low Voltage*	V _{IL}	-1.0	+0.8	V
Operating Temp. (Mil.)	T _A	-55	+125	°C
Operating Temp. (Ind.)	T _A	-40	+85	°C

* The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

CAPACITANCE

(T_A = 25°C)

Parameter	Symbol	Max	Unit
A0-9 Input Capacitance	C _{I(A)}	5	pF
RAS and CAS Input Capacitance	C _{I(RC)}	7	pF
OE Input Capacitance	C _{I(OE)}	7	pF
WE Input Capacitance	C _{I(WE)}	7	pF
I/O Capacitance	C _{IO}	7	pF


This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

(V_{CC} = 3.3V, GND = 0V, T_A = -55°C to +125°C)

Parameter	Test Condition	Symbol	70		Units
			Min	Max	
High Level Output Voltage	I _{OH} = -2.0mA	V _{OH}	2.4		V
Low Level Output Voltage	I _{OL} = 2.0mA	V _{OL}		0.4	V
Input Current (Leakage)	V _I = 0V to +5.5V All others = 0V	I _I		10	μA
Output current (Leakage)	V _O = 0V to V _{CC} , CAS high	I _O		10	μA
Read or Write Cycle Current	minimum cycle	I _{CC1}		190	mA
	TTL, RAS and CAS high	I _{CC2}		1	mA
Standby Current	CMOS, RAS and CAS high	I _{CC2}		0.5	mA
	RAS low, CAS cycling	I _{CC4}		150	mA

AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	V _{IL} = 0, V _{IH} = 2.5	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

V_Z is programmable from -2V to +7V
I_{OL} & I_{OH} programmable from 0 to 16mA.
Tester Impedance Z₀ = 75 Ω
V_Z is typically the midpoint of V_{OH} and V_{OL}.
I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.



AC CHARACTERISTICS

(Notes: 1, 2, 4-7, 12) ($V_{CC} = 3.3V \pm 0.3V$, $GND = 0V$, $T_A = -55^\circ C$ to $+125^\circ C$)

Parameter	Symbol	-70		Units
		Min	Max	
Column Address Access Time	t_{AA}		35	ns
Column Address Setup to \overline{CAS} Precharge	t_{ACH}	15		ns
Column Address Hold Time (Reference to \overline{RAS})	t_{AR}	50		ns
Column Address Setup Time (20)	t_{ASC}	0		ns
Row Address Setup Time (20)	t_{ASR}	0		ns
Column Address to \overline{WE} Delay Time (8)	t_{AWD}	59		ns
Access Time from \overline{CAS} (9,20)	t_{CAC}		20	ns
Column Address Hold Time (20)	t_{CAH}	12		ns
\overline{CAS} Pulse Width (22)	t_{CAS}	12	10,000	ns
\overline{CAS} Low to "don't care" during Self Refresh	t_{C4D}	15		ns
\overline{CAS} Hold Time (CBR Refresh) (3,21)	t_{C4R}	12		ns
Last \overline{CAS} going Low to first \overline{CAS} to return High (24)	t_{CLCH}	10		ns
\overline{CAS} to Output in Low-Z (21)	t_{CLZ}	0		ns
Data Output hold after next \overline{CAS} Low	t_{CDH}	3		ns
\overline{CAS} Precharge Time (10,25)	t_{CP}	10		ns
Access Time from \overline{CAS} Precharge (21)	t_{CPA}		40	ns
\overline{CAS} to \overline{RAS} Precharge Time (21)	t_{CRP}	5		ns
\overline{CAS} Hold Time (21)	t_{CSH}	50		ns
\overline{CAS} Setup Time (CBR Refresh) (3,20)	t_{CSR}	5		ns
\overline{CAS} to \overline{WE} Delay Time (8,20)	t_{CWD}	40		ns
Write Command to \overline{CAS} Lead Time (21)	t_{CWL}	15		ns
Data-In Hold Time (11,20)	t_{DH}	12		ns
Data-In Setup Time (11,20)	t_{DS}	0		ns
Output Disable	t_{OD}	0	15	ns
Output Enable (12, 20)	t_{OE}		20	ns
\overline{OE} Hold Time from \overline{WE} during Read-Modify-Write Cycle (13)	t_{OEH}	10		ns
\overline{OE} High hold from \overline{CAS} High (13)	t_{OEHC}	10		ns
\overline{OE} High Pulse Width	t_{OEP}	5		ns
\overline{OE} Low to \overline{CAS} High Setup Time	t_{OES}	5		ns
Output Buffer Turn-Off Delay (15,21)	t_{OFF}	0	15	ns

NOTES: See full list on page 15-7.

15

PLASTIC DRAM



AC CHARACTERISTICS

(Notes: 1, 2, 4-7, 12) (V_{CC} = 5.0V, GND = 0V, T_A = -55°C to +125°C)

Parameter	Symbol	-70		Units
		Min	Max	
\overline{OE} Setup Prior to \overline{RAS} during Hidden Refresh Cycle (26)	t _{ORD}	0		ns
EDO-Page-Mode Read or Write Cycle Time (26)	t _{PC}	30		ns
EDO-Page-Mode Read-Write Cycle Time (14)	t _{PRWC}	71		ns
Access Time from \overline{RAS} (16)	t _{RAC}		70	ns
\overline{RAS} to Column Address Delay Time	t _{RAD}	12		ns
Row Address Hold Time	t _{RAH}	10		ns
\overline{RAS} Pulse Width	t _{RAS}	70	10,000	ns
\overline{RAS} Pulse Width (EDO Page Mode)	t _{RASP}	70	125,000	ns
\overline{RAS} Pulse Width during Self Refresh	t _{RASS}	100		μs
Random Read or Write Cycle Time	t _{RC}	124		ns
\overline{RAS} to \overline{CAS} Delay Time (17,20)	t _{RCD}	14		ns
Read Command Hold Time (referenced to \overline{CAS}) (18,23)	t _{RCH}	0		ns
Read Command Setup Time (20)	t _{RCS}	0		ns
Refresh Period (1,024 cycles)	t _{REF}		16	ms
Refresh Period (1,024 cycles)	t _{REF}		128	ms
\overline{RAS} Precharge Time	t _{RP}	50		ns
\overline{RAS} to \overline{CAS} Precharge Time	t _{RPC}	5		ns
\overline{RAS} Precharge Time exiting Self Refresh	t _{RPS}	125		ns
Read Command Hold Time (referenced to \overline{RAS}) (18)	t _{RRH}	0		ns
\overline{RAS} Hold Time (27)	t _{RSH}	15		ns
Read Write Cycle Time	t _{RWC}	170		ns
\overline{RAS} to \overline{WE} Delay Time (8)	t _{RWD}	90		ns
Write Command to \overline{RAS} Lead Time	t _{RWL}	15		ns
Transition Time (rise or fall)	t _T	2	50	ns
Write Command Hold Time (27)	t _{WCH}	12		ns
Write Command Hold Time (referenced to \overline{RAS})	t _{WCR}	55		ns
\overline{WE} Command Setup Time (8,20)	t _{WCS}	0		ns
Output Disable Delay from \overline{WE}	t _{WHZ}	0	15	ns
Write Command Pulse Width	t _{WP}	5		ns
\overline{WE} Pulse to Disable at \overline{CAS} High	t _{WPZ}	12		ns
\overline{WE} Hold Time (CBR Refresh)	t _{WRH}	10		ns
\overline{WE} Hold Time (CBR Refresh)	t _{WRP}	10		ns

NOTES: See full list on next page.

**NOTES:**

1. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$) is ensured.
2. An initial pause of $100\mu\text{s}$ is required after power-up is followed by eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ -only or CBR with $\overline{\text{WE}}$ High), before proper device operation is ensured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
3. Enables on-chip refresh and address counters.
4. AC characteristics assume $t_T = 2.5\text{ns}$.
5. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
6. In addition to meeting the transition rate between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
7. Measured with a load equivalent to two TTL gates and 100pF ; and $V_{OL} = 0.8\text{V}$ and $V_{OH} = 2\text{V}$.
8. t_{WCS} , t_{RWD} , t_{AWO} and t_{CWO} are not restrictive operating parameters. t_{WCS} applies to Early Write cycles. t_{RWD} , t_{AWO} and t_{CWO} apply to Read-Modify-Write cycles. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycle is an Early Write cycle and the data output will remain an open circuit throughout the entire cycle. $t_{\text{WCS}} < t_{\text{WCS}}(\text{min})$ and $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$, $t_{\text{AWO}} \geq t_{\text{AWO}}(\text{min})$ and $t_{\text{CWO}} \geq t_{\text{CWO}}(\text{min})$, the cycle is a Read-Modify-Write and the data output will contain data read from the selected cell. If neither of the above conditions is met, the data-out is indeterminate. $\overline{\text{OE}}$ held High and $\overline{\text{WE}}$ taken Low after $\overline{\text{CAS}}$ goes Low results in a Late Write ($\overline{\text{OE}}$ -controlled) cycle. t_{WCS} , t_{RWD} , t_{CWO} and t_{AWO} are not applicable in a Late Write cycle.
9. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$.
10. If $\overline{\text{CAS}}$ is Low at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed High for t_{CP} .
11. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in Early Write cycles and $\overline{\text{WE}}$ leading edge in Late Write or Read-Modify-Write cycles.
12. If $\overline{\text{OE}}$ is tied permanently Low, Late Write or Read-Modify-Write operations are not permissible and should not be attempted. Additionally, $\overline{\text{WE}}$ must be pulsed during $\overline{\text{CAS}}$ High time in order to place I/O buffers in High-Z.
13. Late Write and Read-Modify-Write cycle must have both t_{OD} and t_{OEH} met ($\overline{\text{OE}}$ High during Write cycle) in order to ensure that the output buffers will be open during the Write cycle. The I/Os will provide the previously read data if $\overline{\text{CAS}}$ remains Low and $\overline{\text{OE}}$ is taken back Low after t_{OEH} is met. If $\overline{\text{CAS}}$ goes High prior to $\overline{\text{OE}}$ going back Low, the I/Os will remain open.
14. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. $t_{\text{OFF}}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced from the rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$, whichever occurs first.
16. The $t_{\text{RAD}}(\text{max})$ limit is no longer specified. $t_{\text{RAD}}(\text{max})$ was specified as a reference point only. If t_{RAD} was greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time was controlled exclusively by t_{AA} (t_{RAC} and t_{CAC} no longer applied). With or without the t_{RCD} limit, t_{AA} and t_{CAC} must always be met.
17. The $t_{\text{RCD}}(\text{max})$ limit is no longer specified. $t_{\text{RCD}}(\text{max})$ was specified as a reference point only. If t_{RCD} was greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time was controlled exclusively by t_{CAC} ($t_{\text{RAC}}(\text{min})$ no longer applied). With or without the t_{RCD} limit, t_{AA} and t_{CAC} must always be met.
18. Either t_{RCH} or t_{RAH} must be satisfied for a Read cycle.
19. The first $\overline{\text{xCAS}}$ edge to transition Low.
20. Output parameter (I/Ox) is referenced to corresponding $\overline{\text{CAS}}$ input: I/O1-8 by $\overline{\text{LCAS}}$ and I/O9-16 by $\overline{\text{UCAS}}$.
21. Each $\overline{\text{xCAS}}$ must meet minimum pulse width.
22. The last $\overline{\text{xCAS}}$ edge to transition High.
23. Last falling $\overline{\text{xCAS}}$ edge to first rising $\overline{\text{xCAS}}$ edge.
24. Last rising $\overline{\text{xCAS}}$ edge to first rising $\overline{\text{xCAS}}$ edge.
25. Last rising $\overline{\text{CAS}}$ edge to next cycle's last rising $\overline{\text{xCAS}}$ edge.
26. Last $\overline{\text{CAS}}$ to go Low.
27. A Hidden Refresh may also be performed after a Write cycle. In this case, $\overline{\text{WE}}$ is Low and $\overline{\text{OE}}$ is High.



GENERAL DESCRIPTION

The 1M x 16 is a randomly accessed, solid-state memory containing 16,777,216 bits organized in a x16 configuration. The Meg x 16 has both Byte Write and Word Write access cycles via two CAS pins (LCAS and UCAS).

These function like a single CAS found on other DRAMs in that either LCAS or UCAS will generate an internal CAS.

The CAS function and timing are determined by the first CAS (LCAS or UCAS) to transition Low and the last CAS to transition back High. Using only one of the two signals results in a byte Write cycle. LCAS transitioning Low selects an access cycle for the lower byte (I/O1-8), and UCAS transitioning Low selects an access cycle for the upper byte (I/O9-16).

Each bit is uniquely addressed through the 20 address bits during Read or Write cycles. These are entered 10 bits (A0-9) at a time. RAS is used to latch the first 10 bits and CAS, the latter 10 bits. The CAS function also determines whether the cycle will be a refresh cycle (RAS only) or an active cycle (Read, Write or Read-Write) once RAS goes Low.

The CAS and UCAS inputs internally generate a CAS signal that functions like the single CAS input on other DRAMs. The key difference is each CAS input (LCAS and UCAS) controls its corresponding eight I/O inputs during Write accesses. LCAS controls I/O1-8, and UCAS controls I/O9-16. The two CAS controls give the 1M x 16 both Byte Read and Byte Write cycle capabilities.

A logic High on WE dictates Read mode, while a logic Low on WE dictates Write mode. During a Write cycle, data-in (I) is latched by the falling edge of WE or CAS (LCAS or UCAS), whichever occurs last. An Early Write occurs when WE is taken Low prior to either CAS falling. A Late Write or Read-Modify-Write occurs when WE falls after CAS (LCAS or UCAS) was taken Low. During Early Write cycles, the data outputs (O) will remain High-Z, regardless of the state of OE. During Late Write or Read-Modify-Write is attempted while keeping OE Low, no write will occur, and the data outputs will drive read data from the accessed location.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O. Pin direction is controlled by OE and WE.

PAGE ACCESS

Page operations allow faster data operations (Read, Write or Read-Modify-Write) within a row address defined page boundary. The Page cycle is always initiated with a row address strobed-in by RAS, followed by a column address strobed-in by CAS. CAS may be toggled-in by holding RAS Low and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS High terminates the Page Mode of operation.

EDO PAGE MODE

The 1M x 16 provides EDO Page Mode, which is an accelerated Fast Page Mode cycle. The primary advantage of EDO is the availability of data-out even after CAS returns High. EDO provides for CAS precharge time (tcp) to occur without the output data going invalid. This elimination of CAS output control provides for pipeline Reads.

Fast Page Mode DRAMs have traditionally turned the output buffers off (High-Z) with the rising edge of CAS. EDO Page Mode DRAMs operate like Fast Page Mode DRAMs, except data will remain valid or become valid after CAS goes High during Reads, provided RAS and OE are held Low. If OE is pulsed while RAS and CAS are Low, data will toggle from valid data to High-Z and back to the same valid data. If OE is toggled or pulsed after CAS goes High while RAS remains Low, data will transition to and remain High-Z. WE can also perform the function of disabling the output drivers under certain conditions.

BYTE ACCESS CYCLE

The Byte Writes and Byte Reads are determined by the use of CAS and UCAS. Enabling LCAS selects a lower byte access (I/O1-8). Enabling UCAS selects an upper byte access (I/O9-16). Enabling both LCAS and UCAS selects a Word Write cycle.

The 1M x 16 may be viewed as two 1M x 8 DRAMs that have common input controls, with the exception of the CAS inputs.

Additionally, both bytes must always be of the same mode of operation if both bytes are active. A CAS precharge must be satisfied prior to changing modes of operation between the upper and lower bytes. For example, an Early Write on one byte and a Late Write on the other byte are not allowed during the same cycle. However, an Early Write on one byte and a Late Write on the other byte, after a CAS precharge has been satisfied, are permissible.

REFRESH

Preserve correct memory cell data by maintaining power and executing any RAS cycle (Read, Write) or RAS refresh cycle (RAS-only, CBR or Hidden) so that all 1,024 combinations of RAS addresses are executed within tREF (max), regardless of sequence. The CBR, Extended and Self Refresh cycles will invoke the internal refresh counter for automatic RAS addressing.


The Self Refresh mode is terminated by driving RAS High for minimum time tRPS. This delay allows for completion of any internal refresh cycles that may be in process at the time of the RAS Low-to-High transition. If the DRAM controller uses a distributed refresh sequence, a burst refresh is not required upon exiting Self Refresh.



However, if the DRAM controller utilizes a \overline{RAS} -only burst refresh sequence, all 1,024 rows must be refreshed within the average internal refresh rate, prior to the resumption of normal operation.

STANDBY

Returning \overline{RAS} and \overline{CAS} High terminates a memory cycle and decreases chip current to a reduced standby level. The chip is preconditioned for the next cycle during the \overline{RAS} High time.

**PACKAGE DIMENSION: 42 LEAD SOJ, (TJ)**

TOLERANCES: ± 0.13 (0.005) UNLESS OTHERWISE SPECIFIED
ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

ORDERING INFORMATION**W P D E 1 M 16 V X - 70 T J X****DEVICE GRADE:**

- M = Military Temperature -55°C to +125°C
- I = Industrial Temperature -40°C to +85°C
- C = Commercial Temperature 0°C to +70°C

PACKAGE:

TJ = 42 Lead Plastic Surface Mount SOJ

ACCESS TIME (ns)**IMPROVEMENT MARK**

- B = Burn-in
- T = Temperature Cycle
- C = Burn-in and Temp Cycle

Low Voltage Supply 3.3V ± 0.3V**ORGANIZATION, 1M x 16**

- Blank = Fast Page Mode (FPM)
- E = Extended Data Out Mode (EDO)

DRAM**PLASTIC PLUS™****WHITE MICROELECTRONICS**