


# M31x Series Multiple Frequency VCXO

## 5x7 mm, 3.3/2.5/1.8 Volt, LVPECL/LVDS/CML/HCMOS Output



### Features:

- Multiple Output Frequencies (2, 3, or 4) - Selectable
- **QiK Chip™** Technology
- Superior Jitter Performance (comparable to SAW based)
- Frequencies from 50 MHz - 1.4 GHz (LVDS/LVPECL/CML) and 10 - 150 MHz (CMOS)


### Phase Lock Loop Applications:

- Where more than one selectable frequency is required for different global regions, FEC (Forward Error Correction) or selectable functionality are required.
- Telecommunications such as SONET / SDH / DWDM / FEC / SERDES / OC-3 thru OC-192
- Wireless base stations / WLAN / Gigabit Ethernet
- Avionic flight controls and military communications


### Ordering Information

Product Series	M31	x	x	x	x	x	x	x	-SXXX
Number of Frequencies									
2: Two Selectable Frequencies									
3: Three Selectable Frequencies									
4: Four Selectable Frequencies									
Supply Voltage									
0: 3.3 V									
1: 2.5 V									
2: 1.8 V									
Operating Temperature									
2: -40°C to +85°C									
6: -20°C to +70°C									
Absolute Pull Range (APR)									
A: ±50 ppm B: ±100 ppm									
Enable/Disable Function									
G: Enable High (Pad 2)									
M: Enable Low (Pad 2)									
Logic Type									
P: LVPECL									
L: LVDS									
M: CML									
C: HCMOS									
Package/Lead Configuration									
N: 5 x 7 mm Leadless									
Factory Assigned to Accommodate									
Customer Specified Frequencies - Contact Factory									


M3120Sxxx, M3121Sxxx, M3122Sxxx  
M3130Sxxx, M3131Sxxx, M3132Sxxx  
M3140Sxxx, M3141Sxxx, M3142Sxxx  
Contact factory for datasheets.



- Pad1: Voltage Control
- Pad2: Enable/Disable (or N/C)
- Pad3: Ground
- Pad4: Output Q (LVPECL, LVDS, CML)
- Pad5: Output Q̄ (LVPECL, LVDS, CML)
- Pad6: Vcc
- PadA: FS0
- PadB: FS1
- PadC: Do not connect!



### SUGGESTED SOLDER PAD LAYOUT



	FS1	FS0
Frequency 1	High	High
Frequency 2	High	Low
Frequency 3	Low	High
Frequency 4	Low	Low



NOTE: Logic Low = 20% Vcc max.  
Logic High = 80% Vcc min.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.


Please see [www.mtronpti.com](http://www.mtronpti.com) for our complete offering and detailed datasheets. Contact us for your application specific requirements: MtronPTI 1-800-762-8800.

# M31x Series Multiple Frequency VCXO


5x7 mm, 3.3/2.5/1.8 Volt, LVPECL/LVDS/CML/HCMOS Output



HCMOS Load Circuit



LVDS Load Circuit




3.3 V LVPECL Load Circuit

PARAMETER	Symbol	Min.	Typ.	Max.	Units	Condition/Notes
Frequency Range	F	50 10		1400 125	MHz MHz	See Note 1 LVPECL/LVDS/CML HCMOS
Operating Temperature	T <sub>A</sub>	-20°C to +70°C or -40°C to +85°C				Customer Specified
Storage Temperature	T <sub>s</sub>	-55		+125	°C	
Frequency Stability	ΔF/F		±25		ppm	
Aging 1st Year Thereafter (per year)		-3 -1		+3 +1	ppm ppm	
Pullability/APR		±50 ppm or ±100 ppm				See Note 2—Customer Specified
Gain Transfer Function			90 135		ppm/V ppm/V	For ± 50 ppm APR For ± 100 ppm APR
Control Voltage	V <sub>c</sub>	0.18 0.25 0.30	0.90 1.25 1.65	1.62 2.25 3.0	V V V	@ 1.8V V <sub>cc</sub> @ 2.5V V <sub>cc</sub> @ 3.3V V <sub>cc</sub>
Linearity			1	5	%	Positive Monotonic
Modulation Bandwidth	f <sub>m</sub>		20		KHz	-3 dB bandwidth
Input Impedance	Z <sub>in</sub>	500k	1M		Ohms	@ DC
Supply Voltage	V <sub>cc</sub>	1.71 2.375 3.135	1.8 2.5 3.3	1.89 2.625 3.465	V V V	
Input Current	I <sub>cc</sub>			125 80	mA mA	LVPECL/LVDS/CML HCMOS
Load		50 Ohms to (V <sub>cc</sub> - 2) V <sub>dc</sub> 100 Ohm differential load				See Note 3 LVPECL Waveform LVDS/CML Waveform
Symmetry (Duty Cycle)		45		55	%	@ 50% of waveform
Output Skew				80 20	ps ps	LVPECL LVDS, CML
Differential Voltage		350 0.7	425 0.95	500 1.20	mVppd Vpp	LVDS CML
Common Mode Output Voltage	V <sub>cm</sub>		1.2		V	LVDS
Logic "1" Level	V <sub>oh</sub>	V <sub>cc</sub> - 1.02 90% V <sub>dd</sub>			V	LVPECL HCMOS
Logic "0" Level	V <sub>ol</sub>			V <sub>cc</sub> - 1.63 10% V <sub>dd</sub>	V	LVPECL HCMOS
Rise/Fall Time	T <sub>r</sub> /T <sub>f</sub>		0.23	0.35 6.0	ns ns	@ 20/80% LVPECL Ref. 10%-90% V <sub>dd</sub> HCMOS
Enable Function Option G		80% V <sub>cc</sub> min. or N/C: output active 20% V <sub>cc</sub> max: output disables to high-Z				Customer Specified (Pad 2)
Enable Function Option M		20% V <sub>cc</sub> max: output active 80% V <sub>cc</sub> min: output disables to high-Z				Customer Specified (Pad 2)
Frequency Selection		See Truth Table				
Settling Time				10	ms	To within ± 1 ppm of frequency
Start up Time				10	ms	
Phase Jitter @ 622.08 MHz @ 125 MHz	φ <sub>J</sub> φ <sub>J</sub>		0.50	1.0	ps RMS ps RMS	Integrated 12 kHz – 20 MHz HCMOS (12kHz – 20 MHz)
<b>Environmental</b>						
Mechanical Shock		Per MIL-STD-202, Method 213, Condition C (100 g's, 6 mS duration, ½ sinewave)				
Vibration		Per MIL-STD-202, Method 201 & 204 (10 g's from 10-2000 Hz)				
Hermeticity		Per MIL-STD-202, Method 112, (1x10 <sup>-6</sup> atm. cc/s of Helium)				
Thermal Cycle		Per MIL-STD-883, Method 1010, Condition B (-55°C to +125°C, 15 min. dwell, 10 cycles)				
Solderability		Per EIAJ-STD-002				
Max. Soldering Cond.		See solder profile, Figure 1				

Note 1: Contact factory for exact frequency availability over 945 MHz.

Note 2: APR specification is inclusive of initial tolerance, deviation over temperature, shock, vibration, supply voltage, and aging for one year at 50°C mean ambient temperature.

Note 3: See Load Circuit Diagram in this Datasheet. Consult factory with nonstandard output load requirements.



# MtronPTI Lead Free Solder Profile

