# DISTINCTIVE CHARACTERISTICS

- First EPROM offering 16 inputs and outputs
- Fast access time 100 ns
- Low power consumption:
  - 200 µA maximum standby current
- Programming voltage: 12.5 V
- Single +5-V power supply

- JEDEC-approved 40-pin DIP and 44-pad LCC pinouts
- ±10% power supply tolerance available
- One-Time Programmable (OTP) Flashrite<sup>TM</sup> programming
- Latch-up protected to 100 mA from −1 V to V<sub>CC</sub> +1 V

# GENERAL DESCRIPTION

The Am27C1024 is a 1 megabit, ultraviolet erasable programmable read-only memory. It is organized as 64K words by 16 bits per word, operates from a single +5-V supply, has a static standby mode, and features fast single address location programming. The x16 organization makes the Am27C1024 ideal for use in 16-bit microprocessor systems. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.


Typically, any byte can be accessed in less than 100 ns, allowing operation with high-performance microprocessors with reduced WAIT states. The Am27C1024 offers sepa-

rate Output Enable (OE) and Chip Enable (CE) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 350  $\mu$ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C1024 supports AMD's interactive programming algorithm (0.5 ms pulses) resulting in typical programming times of less than two minutes.

#### **BLOCK DIAGRAM**




#### PRODUCT SELECTOR GUIDE

Family Part No.	Am27C1024								
Ordering Part No:									
±5% V <sub>CC</sub> Tolerance	-105	- 125	- 155	-175	-205	-255	-305	-	
±10% V <sub>CC</sub> Tolerance	-100	-120	-150	-170	-200	-250	-300	-350	
Max. Access Time (ns)	120	120	150	170	200	250	300	350	
CE (E) Access (ns)	120	120	150	170	200	250	300	350	
OE (G) Access (ns)	50	50	65	65	75	100	120	120	


Flashrite is a trademark of Advanced Micro Devices Inc.

Publication # Rev. Amendment 06790 D /0 Issue Date: January 1989

# CONNECTION DIAGRAMS Top View




LCC\*



\*Also available in a 44-Pin plastic leaded chip carrier. Notes: 1. JEDEC nomenclature is in parentheses 2. Don't use (DU) for PLCC

3-79

# LOGIC SYMBOL



## Pin Description

= No External Connect

A<sub>0</sub>-A<sub>15</sub> = Address Inputs
CE(E) = Chip Enable Input
DQ<sub>0</sub>-DQ<sub>15</sub> = Data Input/Outputs
OE(G) = Output Enable Input
PGM(P) = Program Enable Input - Output Enable Input Program Enable Input
 V<sub>CC</sub> Supply Voltage
 Program Supply Voltage Vcc


V<sub>PP</sub> GND - Ground NC DU = No Internal Connect

### ORDERING INFORMATION

#### Standard Information

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Optional Processing



# a. DEVICE NUMBER/DESCRIPTION

Am27C1024

1 Megabit (64K x 16) CMOS UV EPROM

Valid Combinations								
AM27C1024-100	DC. DCB							
AM27C1024-105	DC, DCB							
AM27C1024-120								
AM27C1024-125								
AM27C1024-150	DC. DCB. DI.							
AM27C1024-155	DIB, LC, LCB,							
AM27C1024-175	LI, LIB							
AM27C1024-255								
AM27C1024-305								
AM27C1024-170	DC DCB DI							
AM27C1024-200	DC, DCB, DI, DIB, DE, DEB,							
AM27C1024-250	LCB, LIB, LE, LEB, LC, LI							
AM27C1024-300	166, LO, LI							

#### **Valid Combinations**


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

# ORDERING INFORMATION (Cont'd.)

# OTP Products (Preliminary)

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Optional Processing



1 Megabit (64K x 16) CMOS OTP EPROM

Valid Comb	Valid Combinations									
AM27C1024-170										
AM27C1024-175										
AM27C1024-200										
AM27C1024-205	PC. JC									
AM27C1024-250	PC, 3C									
AM27C1024-255										
AM27C1024-300										
AM27C1024-305										

#### **Valid Combinations**


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

### MILITARY ORDERING INFORMATION

#### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: **a. Device Number** 

- b. Speed Option
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Comb	pinations
AM27C1024-170	
AM27C1024-200	
AM27C1024-250	/BQA, /BUA
AM27C1024-300	
AM27C1024-350	

1 Megabit (64K x 16) CMOS UV EPROM

For other Surface Mount Package options, contact NVD Military Marketing.

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check for newly released valid combinations.

## **Group A Tests**

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

#### **FUNCTIONAL DESCRIPTION**

#### Erasing the Am27C1024

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C1024 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C1024. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Angstroms (Å) — with intensity of 12,000  $\mu$ W/cm² for 15 to 20 minutes. The Am27C1024 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C1024, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C1024 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

#### Programming the Am27C1024

Upon delivery, or after each erasure, the Am27C1024 has all 1,048,576 bits in the "ONE", or HIGH state. "ZEROs" are loaded into the Am27C1024 through the procedure of programming.

The programming mode is entered when 12.5  $\pm$ 0.5 V is applied to the Vpp pin, and  $\overline{\text{CE}}$  and  $\overline{\text{PGM}}$  are at V<sub>II</sub>.

For programming, the data to be programmed is applied 16 bits in parallel to the data pins

The flowchart in Figure 1 shows AMD's interactive algorithm. Interactive algorithm reduces programming time by using short programming pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C1024. This part of the algorithm is done at  $V_{\rm CC} = 6.0$  V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the interactive programming is completed, an overprogram pulse is given to each memory location; this ensures that all bits have sufficient margin. After the final address is completed, the entire EPROM memory is verified at  $V_{\rm CC} = 5$  V  $\pm$  5%.

# Flashrite<sup>TM</sup>

The OTP EPROM Flashrite programming algorithm (shown in Figure 2) reduces programming time by using initial 100  $\mu$ s pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the OTP EPROM.

The Flashrite programming algorithm programs and verifies at  $V_{CC}$  = 6.25 V and  $V_{PP}$  = 12.75 V. After the final address is completed, all bytes are compared to the original data with  $V_{CC}$  =  $V_{PP}$  = 5.25 V.

#### Program Inhibit

Programming of multiple Am27C1024s in parallel with different data is also easily accomplished. Except for CE, all like inputs of the parallel Am27C1024 may be common. A TTL low-level program pulse applied to an Am27C1024 CE input with Vpp = 12.5 ± 0.5 V and PGM LOW will program that

Am27C1024. A high-level CE input inhibits the other Am27C1024s from being programmed.

#### **Program Verify**

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with  $\overline{OE}$  and  $\overline{CE}$ , at  $V_{IL}$ , PGM at  $V_{IH}$ , and  $V_{PP}$  between 12.0 V to 13.0 V.

#### Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the Am27C1024

To activate this mode, the programming equipment must force 12.0  $\pm$  0.5 V on address line Ag of the Am27C1024. Two identifier bytes may then be sequenced from the device outputs by toggling address line Ag from VIL to VIH. All other address lines must be held at VII during auto select mode.

Byte 0 ( $A_0 = V_{IL}$ ) represents the manufacturer code, and byte 1 ( $A_0 = V_{IH}$ ), the device identifier code. For the Am27C1024, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB ( $DC_7$ ) defined as the parity bit.

#### Read Mode

The Am27C1024 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{\text{CE}}$  to output ( $t_{CE}$ ). Data is available at the outputs  $t_{OE}$  after the falling edge of  $\overline{\text{OE}}$ , assuming that  $\overline{\text{CE}}$  has been LOW and addresses have been stable for at least  $t_{ACC} - t_{OE}$ .

#### Standby Mode

The Am27C1024 has a CMOS standby mode which reduces the maximum  $V_{CC}$  current to 200  $\mu$ A. It is placed in CMOS-standby when  $\overline{CE}$  is at  $V_{CC} \pm 0.3$  V. The Am27C1024 also has a TTL-standby mode which reduces the maximum  $V_{CC}$  current to 1.0 mA. It is placed in TTL-standby when  $\overline{CE}$  is at  $V_{IH}$ . When in standby mode, the outputs are in a high-impedance state, independent of the  $\overline{OE}$  input.

#### **Output OR-Tieina**

To accomodate multiple memory connections, a two-line control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device-selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

#### System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading

of the device. At a minimum, a 0.1-µF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between VCC and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM

arrays, a 4.7-µF bulk electrolytic capacitor should be used between VCC and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

# MODE SELECT TABLE

MODE	PINS	CE	ŌĒ	PGM	Ao	Ag	Vpp	OUTPUTS
Read		VIL	VIL	V <sub>IH</sub>	х	х	Vcc	DOUT
Output Disable		VIL	VIH	V <sub>IH</sub>	Х	х	Vcc	High Z
Standby (TTL)		ViH	×	х	Х	х	Vcc	High Z
Standby (CMOS)		V <sub>CC</sub> ±0.3 V	×	X	Х	х	Vcc	High Z
Program		VIL	х	VIL	Х	х	Vpp	D <sub>IN</sub>
Program Verify		VIL	V <sub>iL</sub>	V <sub>IH</sub>	х	×	Vpp	DOUT
Program Inhibit		ViH	х	Х	х	×	Vpp	High Z
Auto Select (Note 3)	Manufacturer Code	VIL	VIL	V <sub>IH</sub>	VIL	VH	Vcc	01H
	Device Code	VIL	VIL	VIH	VIH	VH	Vcc	8CH

Notes: 1. X can be either VIL or VIH

- 2. V<sub>H</sub> = 12.0 V±0.5 V
  3. A<sub>1</sub>-A<sub>8</sub> = A<sub>10</sub> A<sub>15</sub> = V<sub>IL</sub>
  4. See DC Programming Characteristics for V<sub>PP</sub> voltage during programming.

3-85

### ABSOLUTE MAXIMUM RATINGS

Storage Temperature:         -65 to +125°C           OTP Products         -65 to +150°C           All Other Products         -65 to +150°C	
Imbient Temperature	
with Power Applied55 to +125°C	
oltage with Respect to Ground:	
All pins except Ag, Vpp, and	
V <sub>CC</sub> 0.6 to V <sub>CC</sub> +0.5 V	
Ag and Vpp0.6 to 13.5 V	
V <sub>CC</sub> 0.6 to 7.0 V	

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

- Notes: 1. Minimum DC voltage on input or I/O is -0.5 V. During transitions, the inputs may undershoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O is V<sub>CC</sub> +0.5 V which may overshoot to V<sub>CC</sub> +2.0 V for periods up to 20 ns.
  - For Ag and Vpp the minimum DC input is -0.5 V. During transitions, Ag and Vpp may undershoot GND to -2.0 V for periods of up to 20 ns. Ag and Vpp must not exceed 13.5 V for any period of time.

#### **OPERATING RANGES**

· · · · · · · · · · · · · · · · ·
Commercial (C) Devices Case Temperature (T <sub>C</sub> )
Industrial (I) Devices Case Temperature (T <sub>C</sub> )40 to +85°C
Extended Commercial (E) Devices Case Temperature (T <sub>C</sub> )55 to +125°C
Military (M) Devices Case Temperature (T <sub>C</sub> )55 to +125°C
Supply Read Voltages: Vcc/Vep for Am27C1024-XX5 +4.75 to +5.25 N

VCC/Vpp for Am27C1024-XX0 .......+4.50 to +5.50 V Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 & 8)

### TTL and NMOS Inputs

Parameter Symbol	Parameter Description	Test Con	Min.	Max.	Unit		
VOH	Output HIGH Voltage	I <sub>OH</sub> = -400 μA	-	2.4	<u> </u>	٧	
VOL	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA			0.45	V	
ViH	Input HIGH Voltage			2.0	V <sub>CC</sub> + 0.5	٧	
VIL	Input LOW Voltage			-0.3	+ 0.8	٧	
Ju	Input Load Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub>	C/I Devices		1.0		
ינו	input coad Current	AIN = 0 A 10 ACC	E/M Devices		5.0	μΑ	
lo	Output Leakage Current	V <sub>OUT</sub> = 0 V to V <sub>CC</sub>	C/I Devices		10		
, LO	Output Leakage Current	AD01 - 0 A 10 ACC	E/M Devices		10	μΑ	
lcc1	V <sub>CC</sub> Active	CE = V <sub>IL</sub> , 1 = 5 MHz,	C/I Devices		50		
	Current (Notes 5 & 9)	IOUT = 0 mA (Open Outputs) E/M Devices			60	m,A	
ICC2	V <sub>CC</sub> Standby Current	CE = VIH,	C/I Devices		1.0	m.A	
	(Note 9)	OE = VIL		1.5	mA		
IPP1	Vpp Supply Current (Read) (Notes 6 & 9)	CE = OE = VIL, Vpp =		100	μΑ		

### **CMOS Inputs**

Parameter Symbol	Parameter Description	Test Cor	Min.	Max.	Unit		
VOH	Output HIGH Voltage	I <sub>OH</sub> = -400 μA	2.4		V		
VOL	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA		-	0.45	٧	
VIH	Input HIGH Voltage			V <sub>CC</sub> -0.3	V <sub>CC</sub> + 0.3	V	
VIL	Input LOW Voltage			-0.3	+0.8	٧	
le c	Input Load Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub>	C/I Devices		1.0		
ILI	Input coad Current	AIM - O A TO ACC	E/M Devices			μΑ	

### DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4 & 5) (Cont'd.)

Parameter Symbol	Parameter Description	Test Con	ditions	Min.	Max.	Unit
	0.1.1.1	N 0 N 4 - N .	C/I Devices		10	μA
ILO	Output Leakage Current	V <sub>OUT</sub> = 0 V to V <sub>CC</sub>	E/M Devices	1	10	μΑ
	Vcc. Active	CE = V <sub>IL</sub> , f = 5 MHz,	C/I Devices		50	mA
ICC1	Current (Notes 5 & 9)	IOUT = 0 mA (Open Outputs)	E/M Devices		60	11115
	V <sub>CC</sub> Standby Current	OF V 100 V	C/I Devices		200	
ICC2	(Note 9)	CE = V <sub>CC</sub> ± 0.3 V	E/M Devices	1	240	μΑ
IPP1	Vpp Supply Current (Read) (Notes 6 & 9)	CE = OE = V <sub>IL</sub> , V <sub>PP</sub> = V <sub>CC</sub>			100	μΑ

## CAPACITANCE (Notes 2, 3, & 7)

			CD	CDV040		CLV044		
Parameter Symbol	Parameter Description	Test Conditions	Тур.	Max.	Тур.	Max.	Unit	
C <sub>IN1</sub>	Address Input Capacitance	V <sub>IN</sub> = 0 V	8	12	6	9	pF	
C <sub>IN2</sub>	OE Input Capacitance	V <sub>IN</sub> = 0 V	12	20	9	15	pF	
C <sub>IN3</sub>	CE Input Capacitance	V <sub>IN</sub> = 0 V	9	12	7	9	pF	
Сонт	Output Capacitance	Vout = 0 V	8	12	6	9	pF	

1. VCC must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp. Notes:

V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after V<sub>PP</sub>.
 Typical values are for nominal supply voltages.
 This parameter is only sampled and not 100% tested.
 Caution: The Am27C1024 must not be removed from, or inserted into, a socket or board when V<sub>PP</sub> or V<sub>CC</sub> is applied.
 I<sub>CC1</sub> is tested with DE = V<sub>IH</sub> to simulate open outputs.
 Maximum active power usage is the sum of I<sub>CC</sub> and I<sub>PP</sub>.
 T<sub>A</sub> = 25°C, f = 1 MHz.
 Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> +0.5 V which may overshoot to V<sub>CC</sub> +2.0 V for periods less than 20 ns.
 For Am27C1024-305 I<sub>CC2</sub> (TTL) = 5 mA, I<sub>CC2</sub> (CMOS) = 1 mA, I<sub>PP</sub> = 1 mA maximum.

# SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4)

							Am27	C1024					
JEDEC	Standard	Parameter Description	Test Conditions		-100, -105	-120, -125	-150, -155	-170, -175	-200, -205	-250, -255	-300, -305	-350, -	Unit
tavov	tacc	Address to Output Delay	CE - OE - VIL	Min. Max.	100	120	150	170	200	250	300	350	ns
tel@v	t <sub>CE</sub>	Chip Enable to Output Delay	OE = VIL	Min. Max.	100	120	150	170	200	250	300	350	ns
tGLQV	<sup>‡</sup> OE	Output Enable to Output Delay	ČE = V <sub>IL</sub>	Min. Max.	50	50	65	65	75	100	120	120	ns
tehaz:	<sup>t</sup> OF	Output Enable HIGH to Output Float (Note 2)		Min. Max.	0 50	0 50	0 50	0 50	0 60	0 60	0 60	0 80	ns
taxox	tон	Output Hold from Addresses, ČE, or OE, whichever occurred first		Min.	0 -	0	0 -	0	0 -	0	0 -	0 -	ns


Notes: 1. VCC must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.

2. This parameter is only sampled and not 100% tested.

3. Caution: The Am27C1024 must not be removed from, or inserted into, a socket or board when Vpp or Vcc is applied.


4. Output Load: 1 TTL gate and CL = 100 pF, Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 to 2.4 V, Timing Measurement Reference Level - Inputs: 0.8 V and 2 V Outputs: 0.8 V and 2 V

# SWITCHING TEST CIRCUITS




C<sub>L</sub> = 100 pF including jig capacitance

# SWITCHING TEST WAVEFORMS




AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.

# SWITCHING WAVEFORMS KEY TO SWITCHING WAVEFORMS



KS000010



Read Cycle

Notes: 1.  $\overline{\text{OE}}(\overline{\textbf{G}})$  may be delayed up to  $t_{ACC}$ - $t_{OE}$  after the falling edge of  $\overline{\text{CE}}(\textbf{E})$  without impact on  $t_{ACC}$ .

2.  $t_{DF}$  is specified from  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ , whichever occurs first.

3-89 Am27C1024

# PROGRAMMING FLOW CHARTS




Figure 1. Interactive Programming Flow Chart

3-90




Figure 2. Flashrite Programming Flow Chart for OTP EPROM

# DC PROGRAMMING CHARACTERISTICS (TA = +25°C ±5°C) (Notes 1, 2, & 3).

Parameter Symbol	Parameter  Description	Test Conditions	Min.	Max.	Unit
I <sub>LI</sub>	Input Current (All Inputs)	VIN = VIL or VIH		10.0	μА
V <sub>IL</sub>	Input LOW Level (All Inputs)		-0.3	0.8	٧
ViH	Input HIGH Level		2.0	V <sub>CC</sub> + 0.5	٧
VOL	Output LOW Voltage During Verify	I <sub>OL</sub> = 2.1 mA		0.45	٧
Vон	Output HIGH Voltage During Verify	lo <sub>H</sub> = -400 μA	2.4		V
VH	A <sub>9</sub> Auto Select Voltage		11.5	12.5	V
I <sub>CC3</sub>	V <sub>CC</sub> Supply Current (Program & Verify)			50	mA
IPP2	Vpp Supply Current (Program)	CE = VIL, OE = VIH		50	mA
V <sub>CC1</sub>	Interactive Supply Voltage		5.75	6.25	٧
V <sub>PP1</sub>	Interactive Programming Voltage	T	12.0	13.0	V
V <sub>CC2</sub>	Flashrite Supply Voltage		6.00	6.50	V
V <sub>PP2</sub>	Flashrite Programming Voltage		12.5	13.0	

# SWITCHING PROGRAMMING CHARACTERISTICS ( $T_A = +25$ °C $\pm 5$ °C) (Notes 1, 2, & 3).


Parameter Symbols		Parameter				
JEDEC	Standard	Description		Min.	Max.	Unit
†AVEL	tas	Address Setup Time		2		μs
<sup>†</sup> DZGL	toes	ŎĒ Setup Time		2		με
tDVEL	tos	Data Setup Time		2		μs
tGHAX	t <sub>AH</sub>	Address Hold Time		0		μs
tEHDX	t <sub>DH</sub>	Data Hold Time		2		μs
tGHQZ	topp	Output Enable to Output Float Delay		0	130	ns
typs	typs	V <sub>PP</sub> Setup Time		2		μs
	tpw	PGM Program Pulse Width	Flashrite	95	105	μs
tELEH1			Interactive	0.45	0.55	ms
tELEH2	topw	PGM Overprogram Pulse Width (Interactive)		0.95	1.05	ms
tvcs	tvcs	V <sub>CC</sub> Setup Time		2		με
tELPL	tCES	CE Setup Time		2		με
tGLQV	tOE	Data Valid from OE			150	ns

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.

When programming the Am27C1024, a 0.1-μF capacitor is required across Vpp and ground to suppress spurious voltage transients which may damage the device.

<sup>3.</sup> Programming characteristics are sampled but not 100% tested at worst-case conditions.

# PROGRAMMING ALGORITHM WAVEFORMS (Notes 1 & 2)



WF000555

Notes: 1. The input timing reference level is 0.8 for V<sub>IL</sub> and 2 V for V<sub>IH</sub>.

2. t<sub>OE</sub> and t<sub>DFP</sub> are characteristics of the device, but must be accommodated by the programmer.

Y