


DS1000-IND

Industrial Temperature Range 5-Tap Silicon Delay Line

FEATURES

- All-silicon time delay
- 5 taps equally spaced
- Delays are stable and precise
- · Both leading and trailing edge accuracy
- Delay tolerance ±5% or ±2 ns, whichever is greater (@25°C)
- Delays characterized over -40°C to +85°C temperature range (±2 ns or ±8%)
- Low-power CMOS
- TTL/CMOS-compatible
- · Vapor phase, IR and wave solderable
- Custom delays available
- Fast turn prototypes

PIN ASSIGNMENT



DS1000-IND 14-PIN DIP (300 MIL) See Mech Drawings Section

☐ Vcc

TAP 1



TAP 4 3 6 TAP 3
GND 4 5 TAP 5

DS1000M-IND 8-PIN DIP
(300 MIL)
See Mech. Drawings

PIN DESCRIPTION

ін 🗌

TAP 2

TAP 1-TAP 5 - TAP Output Number

 V_{CC}
 - +5 Volts

 GND
 - Ground

 NC
 - No Connection

 IN
 - Input


DESCRIPTION

The DS1000–IND series delay lines have five equally spaced taps providing delays from 4 ns to 500 ns. These devices are offered in standard 8– and 14-pin DIPs that are pin-compatible with hybrid delay lines. Alternatively, 8-pin SOICs are available to save PC board area. Low cost and superior reliability over hybrid technology is achieved by the combination of a 100% silicon delay line and industry standard DIP and SOIC packaging. In order to maintain complete pin compatibility, DIP packages are available with hybrid lead configurations. The DS1000–IND series delay lines provide a

nominal accuracy of ±5% or ±2 ns, whichever is greater. The DS1000–IND 5-Tap Silicon Delay Line reproduces the input logic state at the output after a fixed delay as specified by the extension of the part number after the dash. The DS1000–IND is designed to reproduce both leading and trailing edges with equal precision. Each tap is capable of driving up to ten 74LS loads.

Dallas Semiconductor can customize standard products to meet special needs. For special requests and rapid delivery, call (214) 371–4348.

LOGIC DIAGRAM Figure 1



DS1000-IND PART NUMBER DELAY TABLE Table 1

	TAP 1				TAP 2		TAP 3			TAP 4			TAP 5		
DADT #	PART # Nom		TOLERANCE		TOLERANCE		Nom	TOLERANCE		Nom	TOLERANCE		Nom	TOLERANCE	
DS1000-	INUITI	Init	T&V	Nom	Init	T&V	NOIII	Init	T&V	Nom	Init	T&V	Nom	Init	T&V
-20	4	2	2	8	2	2	12	2	2	16	2	2	20	2	2
-25	5	2	2	10	2	2	15	2	2	20	2	2	25	2	2
-30	6	2	2	12	2	2	18	2	2	24	2	2	30	2	2.4
-35	7	2	2	14	2	2	21	2	2	28	2	2.2	35	2	2.8
-40	8	2	2	16	2	2	24	2	2	32	2	2.6	40	2	3.2
-45	9	2	2	18	2	2	27	2	2.2	36	2	2.9	45	2.3	3.6
-50	10	2	2	20	2	2	30	2	2.4	40	2	3.2	50	2.5	4
-60	12	2	2	24	2	2	36	2	2.9	48	2.4	3.9	60	3	4.8
-75	15	2	2	30	2	2.4	45	2.3	3.6	60	3	4.8	75	3.8	6
-100	20	2	2	40	2	3.2	60	3	4.8	80	4	6.4	100	5	8
-125	25	2	2	50	2.5	4	75	3.8	6	100	5	8	125	6.3	10
-150	30	2	2.4	60	3	4.8	90	4.5	7.2	120	6	9.6	150	7.5	12
-175	35	2	2.8	70	3.5	5.6	105	5.3	8.4	140	7	11.2	175	8.8	14
-200	40	2	3.2	80	4	6.4	120	6	9.6	160	8	12.8	200	10	16
-250	50	2.5	4	100	5	8	150	7.5	12	200	10	16	250	12.5	20
-500	100	5	8	200	10	16	300	15	24	400	20	32	500	25	40

NOTES:

- 1. Initial tolerances are \pm with respect to the nominal value at 25°C and 5V.
- 2. Temperature tolerance is \pm with respect to the initial delay value over a range of -40°C to 85°C, and a supply voltage range of 4.75 to 5.25V.
- 3. All tap delays tend to vary unidirectionally with temperature or voltage changes. For example, if TAP 1 slows down, all other taps also slow down; TAP3 can never be faster than TAP2.
- 4. Intermediate delay values and packaging variations are available on a custom basis. For further information, call (214) 371–4348.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground

Operating Temperature
Storage Temperature
Soldering Temperature

DC ELECTRICAL CHARACTERISTICS

(–40°C to +85°C; V_{CC} = 5.0V \pm 5%)

PARAMETER	SYM	TEST CONDITION	MIN	TYP	MAX	UNITS	NOTES
TAHAMETEH	01111	1201 GONDINON	141114	'''	WAA	011110	110120
Supply Voltage	v _{cc}		4.75	5.00	5.25	٧	5
High Level Input Voltage	V _{IH}		2.2		V _{CC} + 0.5	٧	5
Low Level Input Voltage	V _{IL}		-0.5		0.8	٧	5
Input Leakage Current	l _l	$0.0V \le V_{\rm I} \le V_{\rm CC}$	-1.0		1.0	uA	
Active Current	Icc	V _{CC} = Max; Period= Min.		35	75	mA	6, 8
High Level Output Current	l _{OH}	V _{CC} =Min. V _{OH} =4			-1	mA	
Low Level Output Current	l _{OL}	V _{CC} =Min. V _{OL} =0.5	12			mA	

AC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Pulse Width	t _{WI}	40% of Tap 5 t _{PLH}			ns	7
Input to Tap Delay (leading edge)	t _{PLH}		Table 1		ns	1, 2, 3, 4, 9
Input to Tap Delay (trailing edge)	t _{PHL}		Table 1		ns	1, 2, 3, 4, 9
Power-up Time	t _{PU}			100	ms	
Input Period	Period	4 (t _{WI})			ns	7

CAPACITANCE $(T_A = 25^{\circ}C)$


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C _{IN}		5	10	рF	

^{*} This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.


NOTES:

- 5. All voltages are referenced to ground.
- 6. Measured with outputs open.
- 7. Pulse width and period specifications may be exceeded; however, accuracy may be impaired depending on application (decoupling, layout, etc.). The device will remain functional with pulse widths down to 20% of Tap 5 delay, and input periods as short as 2(t_{WI}).
- 8. I_{CC} is a function of frequency and TAP 5 delay. Only a -25 operating with a 40 ns period and V_{CC} = 5.25V will have an I_{CC} = 75 mA. For example a -100 will never exceed 30 mA, etc.
- 9. See "Test Conditions" section at the end of this data sheet.

TIMING DIAGRAM: SILICON DELAY LINE Figure 2



TEST CIRCUIT Figure 3



TERMINOLOGY

Period: The time elapsed between the leading edge of the first pulse and the leading edge of the following pulse.

t_{WI} (Pulse Width): The elapsed time on the pulse between the 1.5V point on the leading edge and the 1.5V point on the trailing edge or the 1.5V point on the trailing edge and the 1.5V point on the leading edge.

t_{RISE} (Input Rise Time): The elapsed time between the 20% and the 80% point on the leading edge of the input pulse.

t_{FALL} (Input Fall Time): The elapsed time between the 80% and the 20% point on the trailing edge of the input pulse

t_{PLH} (Time Delay, Rising): The elapsed time between the 1.5V point on the leading edge of the input pulse and the 1.5V point on the leading edge of any tap output pulse.

t_{PHL} (Time Delay, Falling): The elapsed time between the 1.5V point on the trailing edge of the input pulse and the 1.5V point on the trailing edge of any tap output pulse.

TEST SETUP DESCRIPTION

Figure 3 illustrates the hardware configuration used for measuring the timing parameters on the DS1000–IND. The input waveform is produced by a precision pulse generator under software control. Time delays are measured by a time interval counter (20 ps resolution) connected between the input and each tap. Each tap is selected and connected to the counter by a VHF switch control unit. All measurements are fully automated, with each instrument controlled by a central computer over an IEEE 488 bus.

TEST CONDITIONS

INPUT:

Ambient Temperature: $25^{\circ}C \pm 3^{\circ}C$ Supply Voltage (V_{CC}): $5.0V \pm 0.1V$ Input Pulse: High = $3.0V \pm 0.1V$

 $Low = 0.0V \pm 0.1V$

Source Impedance: 50 ohm Max.

Rise and Fall Time: 3.0 ns Max. (measured

between 0.6V and 2.4V)

Pulse Width: 500 ns (1 μ s for -500) Period: 1 μ s (2 μ s for -500)

OUTPUT:

Each output is loaded with the equivalent of one 74F04 input gate. Delay is measured at the 1.5V level on the rising and falling edge.

NOTE:

Above conditions are for test only and do not restrict the operation of the device under other data sheet condi-