FLASH MEMORY

CMOS

4M (512K \times 8/256K \times 16)

MBM29LV400T/MBM29LV400B

■ FEATURES

• Single 3.0 V read, program, and erase

Minimizes system level power requirements

Compatible with JEDEC-standard commands

Uses same software commands as E2PROMs

• Compatible with JEDEC-standard word-wide pinouts

48-pin TSOP (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type) 44-pin SOP (Package suffix: PF)

- Minimum 100,000 write/erase cycles
- High performance

100 ns maximum access time

• Sector erase architecture

One 16K byte, two 8K bytes, one 32K byte, and seven 64K bytes.

Any combination of sectors can be concurrently erased. Also supports full chip erase

• Boot Code Sector Architecture

T = Top sector

B = Bottom sector

• Embedded Erase™ Algorithms

Automatically pre-programs and erases the chip or any sector

Embedded Program™ Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready-Busy output (RY/BY)

Hardware method for detector of program or erase cycle completion

Automatic sleep mode/

When addresses remain stable, automatically switch themselves to low power mode.

Low power consumption

30 mA maximum active read current for Byte Mode

35 mA maximum active read current for Word Mode

35 mA maximum write/erase current

5 μA maximum standby current (CMOS Level)

250 μA maximum standby current (TTL/NMOS compatible)


• Low Vcc write inhibit ≤ 2.5 V

(Continued)

(Continued)

- Erase Suspend/Resume
 - Suspends the erase operation to allow a read in another sector within the same device
- Sector protection
 - Hardware method disables any combination of sectors from program or erase operations
- Temporary sector unprotection
 - Hardware method enables temporarily any combination of sectors from program or erase operations.

■ PACKAGE



■ DESCRIPTION

The MBM29LV400T/B are a 4M-bit, 3.0 V-only Flash memory organized as 512K bytes of 8 bits each or 256K words of 16 bits each. The MBM29LV400T/B are offered in a 48-pin TSOP and 44-pin SOP packages. These devices are designed to be programmed in-system with the standard system 3.0 V Vcc supply. 12.0 V VPP and 5.0 V Vcc are not required for write or erase operations. The device can also be reprogrammed in standard EPROM programmers.

The standard MBM29LV400T/B offer access times between 100 ns and 150 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the devices have separate chip enable (CE), write enable (WE) and output enable (OE) controls.

The MBM29LV400T/B are pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29LV400T/B are programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.6 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the devices automatically time the erase pulse widths and verify proper cell margin.

Any individual sector is typically erased and verified in 1.0 second. (If already completely preprogrammed.)

The devices also feature a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29LV400T/B are erased when shipped from the factory.

The devices feature single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low Vcc detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by Data Polling of DQ7, by the Toggle Bit feature on DQ6, or the RY/BY output pin. Once the end of a program or erase cycle has been completed, the device internally resets to the read mode.

Fujitsu's Flash technology combines years of EPROM and E²PROM experience to produce the highest levels of quality, reliability and cost effectiveness. The MBM29LV400T/B memories electrically erase the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

- One 16K byte, two 8K bytes, one 32K byte and seven 64K bytes.
- Individual-sector, multiple-sector, or bulk-erase capability.
- Individual or multiple-sector protection is user definable.

	7FFFFH
16K byte	7BFFFH
8K byte	
8K byte	79FFFH
32K byte	77FFFH
	6F F F F H
64K byte	5F F F F F H
64K byte	
64K byte	4F FFFH
64K byte	3F F F F H
•	2F F F F H
64K byte	1F FFFH
64K byte	
64K byte	0FFFFH
	1 00000Н

	7FFFFH
64K byte	6FFFFH
64K byte	
64K byte	5FFFFH
64K byte	4FFFFH
	3FFFFH
64K byte	2FFFFH
64K byte	
64K byte	1FFFFH
32K byte	OFFFFH
	07FFFH
8K byte	05FFFH
8K byte	
16K byte	03FFFH
,	J 000000H


MBM29LY400T Sector Architecture

MBM29LY400B Sector Architecture


■ PRODUCT LINEUP

Pari	t No.	MBM29LV400T/MBM29LV400B					
Ordering Part No.	$V_{CC} = 3.3 V_{-0.3 V}^{+0.3 V}$	-10	_	_			
Ordering Fart No.	$V_{CC} = 3.0 \text{ V}^{+0.6 \text{ V}}_{-0.3 \text{ V}}$		-12	-15			
Max. Access Time (ns)	100	120	150			
CE Access (ns)		100	120	150			
OE Access (ns)		40	50	55			

■ BLOCK DIAGRAM



■ PIN ASSIGNMENTS



■ LOGIC SYMBOL




Table 1 MBM29LY400T/400B Fin Configuration

Pin	Function
A-1, As to A17	Address Inputs
DQo to DQ is	Data Inputs/Outputs
CE	Chip Enable
Œ	Output Enable
WE	Write Enable
RY/BY	Ready-Busy Outputs
RESET	Hardware Reset Pin/ Sector Protection Unlock
BYTE	Selects 8-bit or 16-bit mode
N.C.	No Internal Connection
Vee	Device Ground
Voc	Device Power Supply (3.0 Y +0.6 V)

Table 2 MBM29LV400T/400B User Bus Operations (BYTE = V_{IH})

Operation	CE	OE	WE	A ο	A 1	A 6	A 9	DQ ₀ to DQ ₁₅	RESET
Auto-Select Manufacturer Code (1)	L	L	Н	L	L	L	VID	Code	Н
Auto-Select Device Code (1)	L	L	Н	Н	L	L	VID	Code	Н
Read (2)	L	L	Н	A ο	A 1	A 6	A 9	D ouт	Н
Standby	Н	Х	Х	Х	Х	Х	Х	HIGH-Z	Н
Output Disable	L	Н	Н	Х	Х	Х	Х	HIGH-Z	Н
Write	L	Н	L	A ο	A 1	A 6	A 9	Din	Н
Enable Sector Protection (3), (4)	L	VID	L	L	Н	L	VID	Х	Н
Verify Sector Protection (3), (4)	L	L	Н	L	Н	L	VID	Code	Н
Temporary Sector Unprotection	Х	Х	Х	Х	Х	Х	Х	Х	V ID
Reset (Hardware)/Standby	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	L

Table 3 MBM29LV400T/400B User Bus Operations (BYTE = V_{IL})

Operation	CE	OE	WE	DQ15/A-1	A ο	A 1	A 6	A 9	DQ ₀ to DQ ₇	RESET
Auto-Select Manufacturer Code (1)	L	L	Н	L	L	L	L	VID	Code	Н
Auto-Select Device Code (1)	L	L	Н	L	Н	L	L	VID	Code	Н
Read (2)	L	L	Н	A -1	A ο	A 1	A 6	A 9	D ouт	Н
Standby	Н	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	Н
Output Disable	L	Н	Н	Х	Х	Х	Х	Х	HIGH-Z	Н
Write	L	Н	L	A -1	A ο	A 1	A 6	A 9	Din	Н
Enable Sector Protection (3), (4)	L	VID	L	L	L	Н	L	VID	Х	Н
Verify Sector Protection (3), (4)	L	L	Н	L	L	Н	L	VID	Code	Н
Temporary Sector Unprotection	Х	Х	Х	Х	Х	Х	Х	Х	Х	VID
Reset (Hardware)/Standby	Χ	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	L

Legend: $L = V_{IL}$, $H = V_{IH}$, $X = V_{IL}$ or V_{IH} . See DC Characteristics for voltage levels.


Notes: 1. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 7.

- 2. WE can be V_{IL} if \overline{OE} is V_{IL} , \overline{OE} at V_{IH} initiates the write operations.
- 3. Refer to the section on Sector Protection.
- 4. $Vcc = 3.3 \pm 10\%$

■ ORDERING INFORMATION

Standard Products

Fujitsu standard products are available in several packages. The order number is formed by a combination of:



■ FUNCTIONAL DESCRIPTION

Read Mode

The MBM29LV400T/400B have two control functions which must be satisfied in order to obtain data at the outputs. \overline{CE} is the power control and should be used for a device selection. \overline{OE} is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (tacc) is equal to the delay from stable addresses to valid output data. The chip enable access time (tce) is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time is the delay from the falling edge of \overline{OE} to valid data at the output pins. (Assuming the addresses have been stable for at least tacc - tce time.)

Standby Mode

There are two ways to implement the standby mode on the MBM29LV400T/400B devices, one using both the CE and RESET pins; the other via the RESET pin only.

When using both pins, a CMOS standby mode is achieved with $\overline{\text{CE}}$ and $\overline{\text{RESET}}$ inputs both held at $V_{\text{CC}} \pm 0.3$ V. Under this condition the current consumed is less than 5 μ A. A TTL standby mode is achieved with $\overline{\text{CE}}$ and $\overline{\text{RESET}}$ pins held at V_{IH} . Under this condition the current is reduced to less than 250 μ A. The devices can be read with standard access time (tce) from either of these standby modes.

When using the RESET pin only, a CMOS standby mode is achieved with RESET input held at $V_{SS} \pm 0.3 \text{ V}$ ($\overline{\text{CE}} =$ "H" or "L"). Under this condition the current is consumed is less than 5 μ A. A TTL standby mode is achieved with RESET pin held at V_{IL} , ($\overline{\text{CE}} =$ "H" or "L"). Under this condition the current required is reduced to less than 250 μ A. Once the RESET pin is taken high, the device requires 500 ns of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the OE input.

Automatic Sleep Mode

There is a function called automatic sleep mode to restrain power consumption during read-out of MBM29LV400T/400B data. This mode can be used effectively with an application requested low power consumption such as handy terminals.

To activate this mode, MBM29LV400T/400B automatically switch themselves to low power mode when MBM29LV400T/400B addresses remain stably during access time of 300 ns. It is not necessary to control $\overline{\text{CE}}$, $\overline{\text{WE}}$, and $\overline{\text{OE}}$ on the mode. Under the mode, the current consumed is typically 1 μA (CMOS Level).

Since the data are latched during this mode, the data are read out continuously. If the addresses are changed, the mode is canceled automatically and MBM29LV400T/400B read out the data for changed addresses.

Output Disable

With the \overline{OE} input at a logic high level (V_H), output from the devices are disabled. This will cause the output pins to be in a high impedance state.

Autoselect

The autoselect mode allows the reading out of a binary code from the devices and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the devices to be programmed with its corresponding Programming Algorithm. This mode is functional over the entire temperature range of the devices.

To activate this mode, the programming equipment must force V_{ID} (11.5 V to 12.5 V) on address pin A₉. Two identifier bytes may then be sequenced from the devices outputs by toggling address A₀ from V_{IL} to V_{IH} . All addresses are DON'T CARES except A₀, A₁, A₆, and A₋₁. (See Table 4.1.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29LV400T/400B are erased or programmed in a system without access to high voltage on the A_9 pin. The command sequence is illustrated in Table 7. (Refer to Autoselect Command section.)

 $A_0 = V_{IL}$ represents the manufacturer's code (Fujitsu = 04H) and $A_0 = V_{IH}$ represents the device identifier code (MBM29LV400T = B9H and MBM29LV400B = BAH for ×8 mode; MBM29LV400T = 22B9H and MBM29LV400B = 22BAH for ×16 mode). These two bytes/words are given in the tables 4.1 and 4.2. All identifiers for manufacturer and device will exhibit odd parity with DQ7 defined as the parity bit. In order to read the proper device codes when executing the autoselect, A_1 must be V_{IL} . (See Tables 4.1 and 4.2.)

Table 4. 1 MBM29LV400T/400B Sector Protection Verify Autoselect Codes

	Туре		A12 to A17	A 6	A 1	Ao	A -1*1	Code (HEX)
Manufacturer's	Code	Х	VIL	VıL	VIL	VIL	04H	
	MBM29LV400T	Byte	X	VIL	VIL	ViH	VIL	В9Н
MBM29LV400	MBM29LV4001	Word					Х	22B9H
Device Code	MDM 400LV 400D	Byte	V	VIL	V	V	VIL	BAH
	MBM29LV400B	Word	X		VIL	VIH	Х	22BAH
Sector Protection	on	Sector Addresses	VIL	VIH	VIL	VIL	01H*2	

^{*1:} A-1 is for Byte mode.

Table 4. 2 Expanded Autoselect Code Table

	Туре		Code	DQ ₁₅	DQ ₁₄	DQ ₁₃	DQ ₁₂	DQ ₁₁	DQ ₁₀	DQ ₉	DQ₃	DQ ₇	DQ ₆	DQ₅	DQ ₄	DQ₃	DQ ₂	DQ1	DQo
Manufacture	r's Code		04H	A -1/0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
MBM29LV400T		(B)	В9Н	A -1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	1	0	1	1	1	0	0	1
MBM29LV400 Device	INIDINIZ9LV4001	(W)	22B9H	0	0	1	0	0	0	1	0	1	0	1	1	1	0	0	1
Code	MBM29LV400B	(B)	BAH	A -1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	1	0	1	1	1	0	1	0
IVI	(W)	(W)	22BAH	0	0	1	0	0	0	1	0	1	0	1	1	1	0	1	0
Sector Prote	ction		01H	A -1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

(B): Byte mode (W): Word mode

Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing \overline{WE} to V_{IL} , while \overline{CE} is at V_{IL} and \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of \overline{WE} or \overline{CE} , whichever happens later; while data is latched on the rising edge of \overline{WE} or \overline{CE} , whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

Sector Protection

The MBM29LV400T/400B feature hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 10). The sector protection feature is enabled using programming equipment at the user's site. The devices are shipped with all sectors unprotected. Alternatively, Fujitsu may program and protect sectors in the factory prior to shipping the device.

To activate this mode, the programming equipment must force V_{ID} on address pin A9 and control pin \overline{OE} , (suggest $V_{ID} = 11.5 \text{ V}$), $\overline{CE} = V_{IL}$, and $A_6 = V_{IL}$. The sector addresses (A17, A16, A15, A14, A13, and A12) should be set to the

^{*2:} Outputs 01H at protected sector addresses and outputs 00H at unprotected sector addresses.

sector to be protected. Tables 5 and 6 define the sector address for each of the eleven (11) individual sectors. Programming of the protection circuitry begins on the falling edge of the WE pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the WE pulse. Refer to figures 15 and 22 for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force V_{ID} on address pin A_9 with \overline{CE} and \overline{OE} at V_{IL} and \overline{WE} at V_{IH} . Scanning the sector addresses (A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂) while (A₆, A₁, A₀) = (0, 1, 0) will produce a logical "1" code at device output DQ₀ for a protected sector. Otherwise the devices will read 00H for unprotected sector. In this mode, the lower order addresses, except for A₀, A₁, and A₆ are DON'T CARE. Address locations with A₁ = V_{IL} are reserved for Autoselect manufacturer and device codes. A₋₁ requires to apply to V_{IL} on byte mode.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02H, where the higher order addresses (A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂) are the desired sector address will produce a logical "1" at DQ₀ for a protected sector. See Tables 4.1 and 4.2 for Autoselect codes.

Temporary Sector Unprotection

This feature allows temporary unprotection of previously protected sectors of the MBM29LV400T/400B devices in order to change data. The Sector Unprotection mode is activated by setting the RESET pin to high voltage (12V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the 12 V is taken away from the RESET pin, all the previously protected sectors will be protected again. Refer to Figures 16 and 23.

RESET

Hardware Reset

The MBM29LV400T/400B devices may be reset by driving the RESET pin to $V_{\rm IL}$. The RESET pin has a pulse requirement and has to be kept low ($V_{\rm IL}$) for at least 500 ns in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode 20 μ s after the RESET pin is driven low. Furthermore, once the RESET pin goes high, the devices require an additional $t_{\rm RH}$ = 50 ns before it will allow read access. When the RESET pin is low, the devices will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the RY/BY output signal should be ignored during the RESET pulse. Refer to Figure 12 for the timing diagram. Refer to Temporary Sector Unprotection for additional functionality.

If hardware reset occurs during Embedded Erase Algorithm, there is a possibility that the erasing sector(s) cannot be used.

Table 5 Sector Address Table (MBM29LV400T)

Sector Address	A 17	A 16	A 15	A 14	A 13	A 12	Address Range
SA0	0	0	0	Х	Х	Х	00000H to 0FFFFH
SA1	0	0	1	Х	Х	Х	10000H to 1FFFFH
SA2	0	1	0	Х	Х	Х	20000H to 2FFFFH
SA3	0	1	1	Х	Х	Х	30000H to 3FFFFH
SA4	1	0	0	Х	Х	Х	40000H to 4FFFFH
SA5	1	0	1	Х	Х	Х	50000H to 5FFFFH
SA6	1	1	0	Х	Х	Х	60000H to 6FFFFH
SA7	1	1	1	0	Х	Х	70000H to 77FFFH
SA8	1	1	1	1	0	0	78000H to 79FFFH
SA9	1	1	1	1	0	1	7A000H to 7BFFFH
SA10	1	1	1	1	1	Х	7C000H to 7FFFFH

Table 6 Sector Address Table (MBM29LV400B)

Sector Address	A 17	A 16	A 15	A 14	A 13	A 12	Address Range
SA0	0	0	0	0	0	Х	00000H to 03FFFH
SA1	0	0	0	0	1	0	04000H to 05FFFH
SA2	0	0	0	0	1	1	06000H to 07FFFH
SA3	0	0	0	1	Х	Х	08000H to 0FFFFH
SA4	0	0	1	Х	Х	Х	10000H to 1FFFFH
SA5	0	1	0	Х	Х	Х	20000H to 2FFFFH
SA6	0	1	1	Х	Х	Х	30000H to 3FFFFH
SA7	1	0	0	Х	Х	Х	40000H to 4FFFFH
SA8	1	0	1	Х	Х	Х	50000H to 5FFFFH
SA9	1	1	0	Х	Х	Х	60000H to 6FFFFH
SA10	1	1	1	Х	Х	Х	70000H to 7FFFFH

Fourth Bus Bus First Bus Second Bus **Third Bus** Fifth Bus Sixth Bus Read/Write Write Command Write Cycle Write Cycle Write Cycle Write Cycle Write Cycle Cycle Cycles Req'd Sequence Data Addr. Addr. Data Addr. Addr. Addr. Data Data Addr. Data Data Word Read/Reset* 1 **XXXXH** F₀H Byte Word 5555H 2AAAH 5555H Read/Reset* 3 **AAH** 55H F₀H RD RA AAAAH 5555H AAAAH Byte 5555H 5555H Word 2AAAH 3 55H 90H Autoselect AAHAAAAH 5555H AAAAH Byte Word 5555H 2AAAH 5555H AAH 55H A0H PΑ PD Program 4 AAAAH 5555H AAAAH Byte Word 5555H 2AAAH 5555H 5555H 2AAAH 5555H 80H AAH 10H Chip Erase 6 AAH 55H 55H Byte AAAAH 5555H AAAAH AAAAH 5555H AAAAH Word 5555H 2AAAH 5555H 5555H 2AAAH H08 30H Sector Erase 6 AAH 55H AAH 55H SA Bvte AAAAH 5555H AAAAH AAAAH 5555H Sector Erase Suspend Erase can be suspended during sector erase with Addr. ("H" or "L"). Data (B0H) Sector Erase Resume Erase can be resumed after suspend with Addr. ("H" or "L"). Data (30H)

Table 7 MBM29LV400T/400B Command Definitions

- **Notes:** 1. Address bits A_{15} to $A_{17} = X =$ "H" or "L" for all address commands except or Program Address (PA) and Sector Address (SA).
 - 2. Bus operations are defined in Tables 2 and 3.
 - 3. RA = Address of the memory location to be read.
 - PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the WE pulse.
 - SA = Address of the sector to be erased. The combination of A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂ will uniquely select any sector.
 - 4. RD = Data read from location RA during read operation.
 - PD = Data to be programmed at location PA. Data is latched on the falling edge of WE.
 - 5. The system should generate the following address patterns:

Word Mode: 5555H or 2AAAH to addresses Ao to A14

Byte Mode: AAAAH or 5555H to addresses A-1 to A14

Command Definitions

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the devices to the read mode. Table 7 defines the valid register command sequences. Note that the Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the Sector Erase operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at DQ0 to DQ7 and DQ8 to DQ15 bits are ignored.

Read/Reset Command

In order to return from Autoselect mode or Exceeded Timing Limits ($DQ_5 = 1$) to read/reset mode, the read/reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The devices remain enabled for reads until the command register contents are altered.

^{*:} Either of the two reset commands will reset the device.

The devices will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the devices reside in the target system. PROM programmers typically access the signature codes by raising A₉ to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the autoselect command sequence into the command register. Following the command write, a read cycle from address XX00H retrieves the manufacture code of 04H. A read cycle from address XX01H for \times 16 (XX02H for \times 8) returns the device code (MBM29LV400T = B9H and MBM29LV400B = BAH for \times 8 mode; MBM29LV400T = 22B9H and MBM29LV400B = 22BAH for \times 16 mode). (See Tables 4.1 and 4.2.)

All manufacturer and device codes will exhibit odd parity with DQ7 defined as the parity bit. Sector state (protection or unprotection) will be informed by address XX02H for ×16 (XX04H for ×8). Scanning the sector addresses (A17, A16, A15, A14, A13, and A12) while (A6, A1, A0) = (0, 1, 0) will produce a logical "1" at device output DQ0 for a protected sector. The programming verification should be perform margin mode on the protected sector. (See Tables 2 and 3.)

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register and also to write the Autoselect command during the operation, execute it after writing read/reset command sequence.

Byte/Word Programming

The devices are programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of \overline{CE} or \overline{WE} , whichever happens later and the data is latched on the rising edge of \overline{CE} or \overline{WE} , whichever happens first. The rising edge of \overline{CE} or \overline{WE} (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on DQ_7 is equivalent to data written to this bit at which time the devices return to the read mode and addresses are no longer latched. (See Table 8, Hardware Sequence Flags.) Therefore, the devices require that a valid address to the devices be supplied by the system at this particular instance of time. Hence, \overline{Data} Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Figure 18 illustrates the Embedded ProgrammingTM Algorithm using typical command strings and bus operations.

Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the devices will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase (Preprogram function). The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last WE pulse in the command sequence and terminates when the data on DQ₇ is "1" (See Write Operation Status section.) at which time the device returns to read the mode. Chip Erase Time; Sector Erase Time × All sectors + Chip Program Time (Preprogramming)

Figure 19 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the sector erase command. The sector address (Any address location within the desired sector) is latched on the falling edge of \overline{WE} , while the command (Data = 30H) is latched on the rising edge of \overline{WE} . After time-out of 50 μ s from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on Table 7. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50 μs, otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50 μs from the rising edge of the last WE will initiate the execution of the Sector Erase command(s). If another falling edge of the WE occurs within the 50 μs time-out window the timer is reset. (Monitor DQ₃ to determine if the sector erase timer window is still open, see section DQ₃, Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the devices to the read mode, ignoring the previous command string. Resetting the devices once execution has begun will corrupt the data in that sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 10).

Sector erase does not require the user to program the devices prior to erase (Preprogram function). The devices automatically program all memory locations in the sector(s) to be erased prior to electrical erase. When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the 50 µs time out from the rising edge of the WE pulse for the last sector erase command pulse and terminates when the data on DQ7 is "1" (See Write Operation Status section.) at which time the devices return to the read mode. Data polling must be performed at an address within any of the sectors being erased. Multiple Sector Erase Time; [Sector Erase Time + Sector Program Time (Prepogramming)] X-Number of Sector Erase

Figure 19 illustrates the Embedded EraseTM Algorithm using typical command strings and bus operations.

Erase Suspend

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writting the Erase Suspend command

during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command resumes the erase operation. The addresses are DON'T CARES when writing the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of 20 μ s to suspend the erase operation. When the devices have entered the erase-suspended mode, the RY/BY output pin and the DQ7 bit will be at logic "1", and DQ6 will stop toggling. The user must use the address of the erasing sector for reading DQ6 and DQ7 to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the devices default to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ₂ to toggle. (See the section on DQ₂.)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause DQ2 to toggle. The end of the erase-suspended program operation is detected by the RY/BY output pin, Data polling of DQ7, or by the Toggle Bit I (DQ6) which is the same as the regular Program operation. Note that DQ7 must be read from the program address while DQ6 can be read from any address.

To resume the operation of Sector Erase, the Resume command (30H) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Write Operation Status

Table 8 Hardware Sequence Flags

		Status	DQ ₇	DQ ₆	DQ₅	DQ₃	DQ ₂
	Embedded P	rogram™ Algorithm	DQ ₇	Toggle	0	0	1
	Embedded E	rase™ Algorithm	0	Toggle	0	1	Toggle
	_	Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle (Note 1)
	Erase Suspended Mode	Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
	Mode	Erase Suspend Program (Non-Erase Suspended Sector)	DQ ₇	Toggle (Note 2)	0	0	1 (Note 3)
	Embedded P	rogram™ Algorithm	DQ ₇	Toggle	1	0	1
Exceeded	Embedded E	rase™ Algorithm	0	Toggle	1	1	N/A
Time Limits Erase Suspended Mode		Erase Suspend Program (Non-Erase Suspended Sector)	DQ ₇	Toggle	1	0	N/A

Notes: 1. Performing successive read operations from the erase-suspended sector will cause DQ₂ to toggle.

- 2. Performing successive read operations from any address will cause DQ₆ to toggle.
- 3. Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ2 bit. However, successive reads from the erase-suspended sector will cause DQ2 to toggle.

- 4. DQ₀ and DQ₁ are reserve pins for future use.
- 5. DQ4 is for Fujitsu internal use only.

DQ_7

Data Polling

The MBM29LV400T/400B devices feature Data Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the devices will produce the complement of the data last written to DQ7. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ7. During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ7 output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ7 output. The flowchart for Data Polling (DQ7) is shown in Figure 20.

For chip erase and sector erase, the Data Polling is valid after the rising edge of the sixth WE pulse in the six write pulse sequence. Data Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the MBM29LV400T/400B data pins (DQ7) may change asynchronously while the output enable (OE) is asserted low. This means that the devices are driving status information on DQ7 at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and DQ7 has a valid data, the data outputs on DQ0 to DQ6 may be still invalid. The valid data on DQ0 to DQ7 will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out. (See Table 8.)

See Figure 9 for the Data Polling timing specifications and diagrams.

DQ_6

Toggle Bit I

The MBM29LV400T/400B also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read (\overline{OE} toggling) data from the devices will result in DQs toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQs will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth \overline{WE} pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth \overline{WE} pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about 2 μ s and then stop toggling without the data having changed. In erase, the devices will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 100 μ s and then drop back into read mode, having changed none of the data.

Either $\overline{\text{CE}}$ or $\overline{\text{OE}}$ toggling will cause the DQ6 to toggle. In addition, an Erase Suspend/Resume command will cause DQ6 to toggle.

In addition, an Erase Suspend/Resume command will cause DQ6 to toggle.

See Figure 10 for the Toggle Bit I timing specifications and diagrams.

DQ_5

Exceeded Timing Limits

 DQ_5 will indicate if the program or erase time has exceeded the specified limits. (Internal pulse count.) Under these conditions DQ_5 will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. \overline{Data} Polling is the only operating function of the devices under this condition. The \overline{CE} circuit will partially power down the device under these conditions (to approximately 2 mA). The \overline{OE} and \overline{WE} pins will control the output disable functions as described in Tables 2 and 3.

If this failure condition occurs during sector erase operation, it specifies that a particular sector is bad and it may not be reused. However, other sectors are still functional and may be used for the program or erase operation. The device must be reset to use other sectors. Write the Reset command sequence to the device, and then execute program or erase command sequence. This allows the system to continue to use the other active sectors in the device.

If this failure condition occurs during the chip erase operation, it specifies that the entire chip is bad or combination of sectors are bad.

If this failure condition occurs during the byte programming operation, it specifies that the entire sector containing that byte is bad and this sector may not be reused, (other sectors are still functional and can be reused).

The DQ $_5$ failure condition may also appear if a user tries to program a non blank location without erasing. In this case the devices lock out and never complete the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ $_7$ bit and DQ $_6$ never stops toggling. Once the devices have exceeded timing limits, the DQ $_5$ bit will indicate a "1." Please note that this is not a device failure condition since the devices were incorrectly used.

DQ_3

Sector Erase Timer

After the completion of the initial Sector Erase command sequence the sector erase time-out will begin. DQ₃ will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial Sector Erase command sequence.

If \overline{Data} Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ3 may be used to determine if the sector erase timer window is still open. If DQ3 is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by \overline{Data} Polling or Toggle Bit I. If DQ3 is low ("0"), the device will accept additional Sector Erase commands. To insure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 were high on the second status check, the command may not have been accepted.

See Table 8: Hardware Sequence Flags.

DQ_2

Togale Bit II

This toggle bit II, along with DQ6, can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ₂ to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ₂ to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the DQ₂ bit.

DQ₆ is different from DQ₂ in that DQ₆ toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of DQ₇, is summarized as follows:

Mode	DQ ₇	DQ ₆	DQ ₂
Program	DQ ₇	toggles	1
Erase	0	toggles	toggles
Erase Suspend Read (Erase-Suspended Sector) (Note 1)	1	1	toggles
Erase Suspend Program	DQ7 (Note 2)	toggles	1 (Note 2)

- Notes: 1. These status flags apply when outputs are read from a sector that has been erase-suspended.
 - 2. These status flags apply when outputs are read from the byte address of the non-erase suspended sector.

For example, DQ2 and DQ6 can be used together to determine the erase-suspend-read mode. (DQ2 toggles while DQ6 does not.) See also Table 8 and Figure 17.

Furthermore, DQ2 can also be used to determine which sector is being erased. When the devices are in the erase mode, DQ2 toggles if this bit is read from the erasing sector.

RY/BY

Ready/Busy

The MBM29LV400T/400B provide a RY/BY open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or completed. If the output is low, the devices are busy with either a program or erase operation. If the output is high, the devices are ready to accept any read/write or erase operation. When the RY/BY pin is low, the devices will not accept any additional program or erase commands. If the MBM29LV400T/400B are placed in an Erase Suspend mode, the RY/BY output will be high. Also, since this is an open drain output, many RY/BY pins can be tied together in parallel with a pull up resistor to Vcc.

During programming, the RY/BY pin is driven low after the rising edge of the fourth WE pulse. During an erase operation, the RY/BY pin is driven low after the rising edge of the sixth WE pulse. The RY/BY pin will indicate a busy condition during the RESET pulse. Refer to Figure 11 and 12 for a detailed timing diagram.

Since this is an open-drain output, several RY/BY pins can be tied together in parallel with a pull-up resistor to Vcc.

Byte/Word Configuration

The BYTE pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29LV400T/400B devices. When this pin is driven high, the devices operate in the word (16-bit) mode. The data is read and programmed at DQ0 to DQ15. When this pin is driven low, the devices operate in byte (8-bit) mode. Under this mode, the DQ15/A-1 pin becomes the lowest address bit and DQ8 to DQ14 bits are tri-stated. However, the command bus cycle is always an 8-bit operation and hence commands are written at DQ0 to DQ7 and the DQ8 to DQ15 bits are ignored. Refer to Figures 13 and 14 for the timing diagram.

Data Protection

The MBM29LV400T/400B are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the devices automatically reset the internal state machine in the read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The devices also incorporate several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

Low Vcc Write Inhibit

To avoid initiation of a write cycle during $V_{\rm CC}$ power-up and power-down, a write cycle is locked out for $V_{\rm CC}$ less than 2.3 V (typically 2.4 V). If $V_{\rm CC} < V_{\rm LKO}$, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the devices will reset to the read mode. Subsequent writes will be ignored until the $V_{\rm CC}$ level is greater than $V_{\rm LKO}$. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when $V_{\rm CC}$ is above 2.3 V.

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on OE, CE, or WE will not initiate a write cycle.

Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$, or $\overline{WE} = V_{IH}$. To initiate a write cycle \overline{CE} and \overline{WE} must be a logical zero while \overline{OE} is a logical one.

Power-Up Write Inhibit

Power-up of the devices with $\overline{WE} = \overline{CE} = V_{IL}$ and $\overline{OE} = V_{IH}$ will not accept commands on the rising edge of \overline{WE} . The internal state machine is automatically reset to the read mode on power-up.

■ ABSOLUTE MAXIMUM RATINGS

Storage Temperature	55°C to +125°C
Ambient Temperature with Power Applied	
Voltage with Respect to Ground All pins except A ₉ , \overline{OE} , and \overline{RESET} (No	ote 1)0.5 V to Vcc+0.5 V
Vcc (Note 1)	–0.5 V to +5.5 V
A ₉ , OE, and RESET (Note 2)	0.5 V to +13.0 V

- Notes: 1. Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitions, inputs may negative overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are Vcc +0.5 V. During voltage transitions, outputs may positive overshoot to Vcc +2.0 V for periods of up to 20 ns.
 - 2. Minimum DC input voltage on A₉, \overline{OE} , and RESET pins are -0.5 V. During voltage transitions, A₉, \overline{OE} , and RESET pins may negative overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on A₉, \overline{OE} , and RESET pins are +13.0 V which may overshoot to 14.0 V for periods of up to 20 ns.


WARNING: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.


■ OPERATING RANGES


Commercial Devices	
Ambient Temperature (T _A)	0°C to +70°C
Vcc Supply Voltages	
Vcc for MBM29LV400T-12, -15/B-12, -15	+2.7 V to +3.6 V
Vcc for MBM29LV400T-10/B-10	+3.0 V to +3.6 V

Operating ranges define those limits between which the functionality of the devices are guaranteed.

■ MAXIMUM OVERSHOOT







■ DC CHARACTERISTICS

• TTL/NMOS Compatible

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit	
lu	Input Leakage Current	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$	Max.	-1.0	+1.0	μΑ
ILO	Output Leakage Current	Vout = Vss to Vcc, Vcc = Vc	c Max.	-1.0	+1.0	μΑ
Ішт	A ₉ , OE, RESET Inputs Leakage Current	Vcc = Vcc Max., A ₉ , OE, RESET = 12.5 V		_	80	μΑ
1	V Active Current (Note 1)		Byte		30	m A
ICC1	Icc1 Vcc Active Current (Note 1) $\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	Word	_	35	mA	
lcc2	Vcc Active Current (Note 2)	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	_	35	mA	
Іссз	Vcc Current (Standby)	Vcc = Vcc Max., СЕ = Vін, RESE	_	250	μΑ	
I CC4	Vcc Current (Standby, Reset)	Vcc = Vcc Max., RESET =	_	250	μΑ	
VIL	Input Low Level	_		-0.5	0.6	V
Vıн	Input High Level	_		2.0	Vcc+ 0.5	V
V ID	Voltage for Autoselect and Sector Protection (A ₉ , OE, RESET)	_	11.5	12.5	V	
V ol	Output Low Voltage Level	IoL = 4.0 mA, Vcc = Vcc Mi	_	0.45	V	
Vон	Output High Voltage Level	Iон = −2.0 mA, Vcc = Vcc N	2.4	_	V	
V LKO	Low Vcc Lock-Out Voltage	_		2.3	2.5	V

Notes: 1. The loc current listed includes both the DC operating current and the frequency dependent component (at 5 MHz).

The frequency component typically is 2 mA/MHz, with $\overline{\text{OE}}$ at V_{IH}.

2. Icc active while Embedded Algorithm (program or erase) is in progress.

• CMOS Compatible

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit	
lu	Input Leakage Current	Vin = Vss to Vcc, Vcc = Vcc	Max.	-1.0	+1.0	μΑ
ILO	Output Leakage Current	Vout = Vss to Vcc, Vcc = Vc	c Max.	-1.0	+1.0	μΑ
Ішт	A ₉ , OE, RESET Inputs Leakage Current	Vcc = Vcc Max., A ₉ , OE, RESET = 12.5 V		_	80	μΑ
	V Astivo Cument (Note 1)	ote 1) $\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$ Byte Word			30	т Л
l cc1	Vcc Active Current (Note 1)				35	mA
lcc2	Vcc Active Current (Note 2)	CE = VIL, OE = VIH	_	35	mA	
Іссз	Vcc Current (Standby)	Vcc = Vcc Max., \overline{CE} = Vcc± \overline{RESET} = Vcc± 0.3 V	± 0.3 V,		5	μΑ
Icc4	Vcc Current (Standby, Reset)	Vcc = Vcc Max., RESET = Vss ± 0.3 V	_	5	μΑ	
VIL	Input Low Level	_		-0.5	0.6	V
VIH	Input High Level	_		0.8 × Vcc	Vcc+ 0.3	V
VID	Voltage for Autoselect and Sector Protection (A ₉ , OE, RESET)	_		11.5	12.5	V
Vol	Output Low Voltage Level	IoL = 4.0 mA, Vcc = Vcc Mir	_	0.45	V	
V он1	Outrout Himb Valtage Lavel	Iон = −2.0 mA, Vcc = Vcc Min.		0.85 × Vcc	_	٧
V OH2	Output High Voltage Level	$I_{OH} = -100 \mu A$, $V_{CC} = V_{CC} Min$.		Vcc-0.4	_	V
VLKO	Low Vcc Lock-Out Voltage	_		2.3	2.5	٧

Notes: 1. The loc current listed includes both the DC operating current and the frequency dependent component (at 5 MHz).

The frequency component typically is 2 mA/MHz, with \overline{OE} at V_{IH}.

2. loc active while Embedded Algorithm (program or erase) is in progress.

■ AC CHARACTERISTICS


• Read Only Operations Characteristics

Parameter Symbols		Description	Test Setup		-10 (Note)	-12 (Note)	-15 (Note)	Unit
JEDEC	Standard	•	•		(Note)	(Note)	(Note)	
t avav	t RC	Read Cycle Time	_	Min.	100	120	150	ns
tavqv	tacc	Address to Output Delay	$\frac{CE}{OE} = V_{IL}$ Max.		100	120	150	ns
t ELQV	t ce	Chip Enable to Output Delay	ŌĒ = Vı∟ Max.		100	120	150	ns
t GLQV	t oe	Output Enable to Output Delay	_	Max.	40	50	55	ns
t EHQZ	t DF	Chip Enable to Output High-Z	n-Z — Max.		30	30	40	ns
t анаz	t DF	Output Enable to Output High-Z	Output Enable to Output High-Z — Max		30	30	40	ns
taxqx	t oн	Output Hold Time From Addresses, CE or OE, Whichever Occurs First	_	Min.	0	0	0	ns
_	t ready	RESET Pin Low to Read Mode	_	Max.	20	20	20	μs
_	telfl telfh	CE or BYTE Switching Low or High	_	Max.	5	5	5	ns

Notes: Test Conditions: Output Load: TTL gate and 30 pF (MBM29LV400T-10/B-10) 1 TTL gate and 100 pF (MBM29LV400T-12, -15/B-12, -15)

Input rise and fall times: 5 ns Input pulse levels: 0.0 V to 3.0 V Timing measurement reference level

Input: 1.5 V Output: 1.5 V



• Write/Erase/Program Operations Alternate WE Controlled Writes

Parameter Symbols		Decembries			40	10	45	11	
JEDEC	Standard		Description		-10	-12	-15	Unit	
t avav	t wc	Write Cycle	Write Cycle Time Min.			120	150	ns	
t avwl	t as	Address Set	Address Setup Time Min.			0	0	ns	
twlax	t ah	Address Hol	Address Hold Time M			50	65	ns	
t dvwh	tos	Data Setup	Data Setup Time M			50	65	ns	
t whdx	t DH	Data Hold T	Data Hold Time M			0	0	ns	
_	t oes	Output Enab	Output Enable Setup Time			0	0	ns	
			Output	Read	Min.	0	0	0	ns
	Enable Hold Time	Toggle and Data Polling	Min.	10	10	10	ns		

(Continued)

(Continued)

Parameter Symbols					40	4-	
JEDEC	Standard	Description ard		-10	-12	-15	Unit
t GHWL	t GHWL	Read Recover Time Before Write	Min.	0	0	0	ns
t ELWL	t cs	CE Setup Time	Min.	0	0	0	ns
twheh	t cH	CE Hold Time	Min.	0	0	0	ns
t wlwh	twp	Write Pulse Width	Min.	50	50	65	ns
t whwL	t wph	Write Pulse Width High	Min.	30	30	35	ns
twhwh1	t whwh1	Byte Programming Operation	yte Programming Operation Typ.		8	8	μs
twhwh2	t WHWH2	Sector Erase Operation (Note 1)	Тур.	1	1	1	sec
_	tvcs	Vcc Setup Time	Min.	50	50	50	μs
_	t vlht	Voltage Transition Time (Note 2)	Min.	4	4	4	μs
_	twpp	Write Pulse Width (Note 2)	/rite Pulse Width (Note 2) Min.		100	100	μs
_	t oesp	OE Setup Time to WE Active (Note 2)	Min.	4	4	4	μs
_	t csp	CE Setup Time to WE Active (Note 2)	Min.	4	4	4	μs
_	t RB	Recover Time From RY/BY	Min.	0	0	0	ns
_	t RP	RESET Pulse Width	Min.	500	500	500	ns
_	t RH	RESET Hold Time Before Read	Min.	500	500	500	ns
_	t FLQZ	BYTE Switching Low to Output High-Z	Max.	30	40	40	ns
_	t BUSY	Program/Erase Valid to RY/BY Delay	Min.	90	90	90	ns

Notes: 1. This does not include the preprogramming time.

^{2.} These timings are for Sector Protection operation.


Write/Erase/Program Operations Alternate CE Controlled Writes


Parameter Symbols		Decements				40	4=	T
JEDEC	Standard	Description		-10	-12	-15	Unit	
t avav	t wc	Write Cycle Tim	ne	Min.	100	120	150	ns
t avel	t as	Address Setup	Time	Min.	0	0	0	ns
t ELAX	t ah	Address Hold T	ime	Min.	50	50	65	ns
t dveh	t DS	Data Setup Tim	е	Min.	50	50	65	ns
t ehdx	t DH	Data Hold Time		Min.	0	0	0	ns
_	toes	Output Enable	Setup Time	Min.	0	0	0	ns
		Output Enable	Read	Min.	0	0	0	ns
_	t 0EH	Hold Time	Toggle and Data Polling	Min.	10	10	10	ns
t GHEL	t GHEL	Read Recover	Read Recover Time Before Write		0	0	0	ns
t wlel	t ws	WE Setup Time		Min.	0	0	0	ns
t ehwh	t wH	WE Hold Time		Min.	0	0	0	ns
t ELEH	t CP	CE Pulse Width	CE Pulse Width		50	50	65	ns
t ehel	t cpH	CE Pulse Width	High	Min.	30	30	35	ns
twhwh1	t whwh1	Byte Programm	ing Operation	Тур.	8	8	8	μs
twhwh2	t whwh2	Sector Erase O	peration (Note)	Тур.	1	1	1	sec
_	t vcs	Vcc Setup Time		Min.	50	50	50	μs
_	t RB	Recover Time F	Recover Time From RY/BY		0	0	0	ns
_	t rp	RESET Pulse Width		Min.	500	500	500	ns
_	t RH	RESET Hold Time Before Read		Min.	500	500	500	ns
_	t FLQZ	BYTE Switching	BYTE Switching Low to Output High-Z		30	40	40	ns
_	t BUSY	Program/Erase	Valid to RY/BY Delay	Min.	90	90	90	ns


Note: This does not include the preprogramming time.


■ SWITCHING WAVEFORMS

• Key to Switching Waveforms










Notes: 1. PA is address of the memory location to be programmed.

- 2. PD is data to be programmed at byte address.
- 3. $\overline{DQ_7}$ is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles of four bus cycle sequence.
- 6. These waveforms are for the ×16 mode. The addresses differ from ×8 mode.


Figure 6 Alternate WE Controlled Program Operation Timings





Notes: 1. PA is address of the memory location to be programmed.


- 2. PD is data to be programmed at byte address.
- 3. $\overline{DQ_7}$ is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles of four bus cycle sequence.
- 6. These wavefororms are for the ×16 mode. The addresses differ from ×8 mode.


Figure 7 Alternate CE Controlled Program Operation Timings




























EMBEDDED ALGORITHMS





Program Command Sequence* (Address/Command):



* : The sequence is applied for ×16 mode. The addresses differ from ×8 mode.

Figure 18 Embedded Programming™ Algorithm






VA = Byte address for programming

- = Any of the sector addresses within the sector being erased during sector erase or multiple sector erases operation.
- XXXXH during sector erase or multiple sector erases
- = Any of the sector addresses within the sector not being protected during sector erase or multiple sector erases operation.

Note: DQ₇ is rechecked even if DQ₅ = "1" because DQ₇ may change simultaneously with DQ₅.

Figure 20 Data Polling Algorithm





VA = Byte address for programming

- = Any of the sector addresses within the sector being erased during sector erase or multiple sector erases operation.
- XXXXH during sector erase or multiple sector erases operation.
- = Any of the sector addresses within the sector not being protected during sector erase or multiple sector erases operation.

Note: DQ6 is rechecked even if DQ5 = "1" because DQ6 may stop toggling at the same time as DQ5 changing to "1".

Figure 21 Toggle Bit Algorithm





Notes: 1. All protected sectors are unprotected.

2. All previously protected sectors are protected once again.

Figure 23 Temporary Sector Unprotection Algorithm

■ ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits			Unit	Comment	
Farameter	Min.	Тур.	Max.	Oiiii	Comment	
Sector Erase Time	_	1	15	sec	Excludes programming time prior to erasure	
Word Programming Time	_	16	5200	II.C	Excludes system-level	
Byte Programming Time	_	8	3600	μs	overhead	
Chip Programming Time	_	4.2	T.B.D	sec	Excludes system-level overhead	
Erase/Program Cycle	100,000	1,000,000	_	Cycles	_	

■ TSOP PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
CIN	Input Capacitance	V _{IN} = 0	T.B.D	T.B.D	pF
Соит	Output Capacitance	Vout = 0	T.B.D	T.B.D	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	T.B.D	T.B.D	pF


Note: Test conditions $T_A = 25^{\circ}C$, f = 1.0 MHz


■ SOP PIN CAPACITANCE


Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
CIN	Input Capacitance	V _{IN} = 0	T.B.D	T.B.D	pF
Соит	Output Capacitance	V out = 0	T.B.D	T.B.D	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	T.B.D	T.B.D	pF

Note: Test conditions $T_A = 25^{\circ}C$, f = 1.0 MHz

■ PACKAGE DIMENSIONS









Worldwide Headquarters

Japan Fujitsu Limited, Corporate

Global Business Support Division, Electronic Devices

KAWASAKI PLANT,

Tel: ++81 44 754 3753 4–1–1, Kamikodanaka Fax: ++81 44 754 3332 Nakahara–ku, Kawasaki

Kanagawa 211-88

Japan

http://www.fujitsu.co.jp/

U.S.A

Tel: ++1 408 922 9000 Fujitsu Microelectronics Inc. Fax: ++1 408 922 9179 3545 North First Street

San José CA 95134–1804

USA

Tel: ++1 800 866 8608 Customer Response Center

Fax: ++1 408 922 9179 Mon-Fri: 7am-5pm (PST)

http://www.fujitsumicro.com/

Asia Fujitsu Microelectronics Asia

PTE Limited

Tel: ++65–336 1600 No. 51 Bras Basah Road

Fax: ++65–336 1609 Plaza by the Park

#06-04/07 Singapore 0718

http://www.fsl.com.sg/

Europe

Tel: +49 (0) 6103 6900 Fujitsu Mikroelektronik GmbH

Fax:+49 (0) 6103 690122 Am Siebenstein 6-10

D-63303 Dreieich-Buchschlag

Germany

http://www.fujitsu.ede.com/