

## CMOS DUAL-PORT RAM 16K (2K x 8-BIT)

IDT 7132SA/LA IDT 7142SA/LA

#### **FEATURES:**

- High-speed access
  - Military: 25/30/35/45/55/70/90/100/120ns (max.)
  - Commercial: 20/25/30/35/45/55/70/90/100ns (max.)
- Low-power operation
  - IDT7132/42SA
    - Active: 325mW (typ.)
    - Standby: 5mW (typ.)
  - IDT7132/42LA
    - Active: 325mW (typ.)
    - Standby: 1mW (typ.)
- Fully asynchronous operation from either port
- MASTER IDT7132 easily expands data bus width to 16or-more bits using SLAVE IDT7142
- On-chip port arbitration logic (IDT7132 only)
- BUSY output flag on IDT7132: BUSY input on IDT7142
- Battery backup operation -2V data retention
- TTL-compatible, single 5v ±10% power supply
- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD, Class B
- Standard Military Drawing # 5962-87002

#### **DESCRIPTION:**

The IDT7132/IDT7142 are high-speed 2K x 8 dual-port static RAMs. The IDT7132 is designed to be used as a standalone 8-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT7142 "SLAVE" dual-port in 16-bit-ormore word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


Both devices provide two independent ports with seperate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by  $\overline{\text{CE}}$  permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 325mW of power at maximum access times as fast as 20ns. Low-power (LA) versions offer battery backup data retention capability, with each dual-port typically consuming 200μW from a 2V battery.

The IDT7132/7142 devices are packaged in a 48-pin sidebraze or plastic DIPs, 48- or 52-pin LCCs, 52-pin PLCCs, and a 48-lead flatpacks.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

#### **FUNCTIONAL BLOCK DIAGRAM**



NOTE:

2692 drw 01

 IDT7132 (MASTER): BUSY is open output and requires pullup resistor. IDT7142 (SLAVE): BUSY is input.

CEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

SEPTEMBER 1990

35[]


N/C

I/O78

2602 day 04

2692 tbl 02

### PIN CONFIGUARATIONS



**TOP VIEW** 

Atol BUSYL FRWL CEL VCC CER RWR BUSYR INDEX A +1 A ~= A2L 28 41 🗆 A tR 39 40 3 Δaı A 20 A4L 3 10 39 311 38 **A** 51 A 40 1 48-1 \_ ] 12 Ası 37 A 40 A 71 7.13 36. A e0 F48-1 3 14 Ası 35 🗆 ] 15 Δaı 34 A 40 48-PIN LCC/FLATPACK \_ ] 16 VO oL 33 🗆 A on TOP VIEW 3 17 VO1L 32 VO70 VO 2L 315 I/Osp 19 20 21 22 23 24 25 26 27 28 29 30 O'Z \$ 5 0 0 Ő Ó Š O O NVC BUSYL CEL CEL CER RWR BUSYR INDEX A 11 ŌĒR 45 A2L 7.9 Aoa Азц A<sub>1</sub>A Aai A<sub>2</sub>R 712 Ası A 38 <u>]</u> 13 J52-1 AßL A 4R <u>-</u> 14 40 -A<sub>5</sub>R ე 15 39 ARI AsR 716 38. Αsı A 79 52-PIN LCC/FLATPACK 375 317 I/O ou AsR 36 I/Q 1L Agr

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	<
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ô
Tstg	Storage Temperature	-55 to +125	-65 to +150	°С
lout	DC Output Current	50	50	mA

NOTE:

2692 tbl 01

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of the specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS

δ 8 6

1/0 2L 1 3 19

I/O 3L

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	Ö	0	0	٧
ViH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	>

21 22 23 24 25 26 27 28 29 30 31 32 33

NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	٥٧	5.0v ± 10%
Commercial	0°C to +70°C	٥V	5.0v ± 10%

2692 tol 03

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ±10%)

Symbol	Parameter	Test Conditions		1325A 1425A Max.		32LA 42LA Max.	Unit
fu	Input Leakage Current	Vcc = 5.5V, Vin = 0V to Vcc	_	10		5	μА
ko	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	-	10	_	5	μА
Vol	Output Low Voltage (I/O0-I/O7)	IOL = 4mA	_	0.4	_	0.4	٧
VOL	Open Drain Output Low Voltage (BUSY)	lot = 16mA		0.5		0.5	٧
Vон	Output High Voltage	Юн = -4mA	2.4	- ·	2.4		٧

2692 thi 04

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLE VOLTAGE RANGE (1) (VCC = 5.0V ± 10%)

Symbol	Parameter	Test Conditions	Versio	on	7142 x	20 <sup>(2,6)</sup> 20 <sup>(2,6)</sup> <b>Max</b> .	7142	x 25 <sup>(6)</sup> x 25 <sup>(6)</sup> Max.	7142	( 30 <sup>(6)</sup> ( 30 <sup>(6)</sup> Max.	7142	x 35 <sup>(7)</sup> x 35 <sup>(7)</sup> Max.	7142	x 45 x 45 Max.	Unit
lcc	Dynamic Operating Current (Both Ports	CE = VIL Outputs Open	Mil.	SA LA SA	— — 75	 	75 75 75	300 220 250	75 75 75	290 210 240	75 75 75	280 200 195	75 75 75	230 185 190	mA
ISB1	Active) Standby Current (Both Ports - TTL	f = fMAX <sup>(4)</sup> CEL and CER ≥ VIH  f = fMAX <sup>(4)</sup>	Mil S	SA LA	75 	190 —	75 25 25	75 55	75 25 25	75 55	75 25 25	155 75 55	75 25 25	145 65 55	_
	Level Inputs)	1 = 1000	Com'l.	SA	25 25	65 45	25 25	65 45	25 25	65 45	25 25	65 45	25 25	65 45	mΑ
ISB2	Standby Current (One Port - TTL	CEL or CER ≥ VIH	Mil.	SA LA	_	1	50 50	180 140	46 46	175 135	40 40	170 130	40 40	135 110	mA
	Level Inputs)	Active Port Outputs Open, f = fMAX (4)	Com'l.	SA LA	50 50	180 130	50 50	170 120	46 46	155 110	40 40	130 95	40 40	120 85	mA
ISB3	Full Standby Current (Both Ports - All	Both Ports CEL and CEn ≥ Vcc -0.2V	Mil.	SA	=	_	1.2 0.4	40 10	1.2 0.4	40 10	1.2 0.4	35 10	1.0 0.2	30 10	
	CMOS Level Inputs	$VIN \ge VCC - 0.2V$ or $VIN \le 0.2V, f = 0^{(5)}$	Com'l.	SA LA	1.2 0.4	15 4	1,2 0.4	15 4	1.2 0.4	15 4	1.0 0.2	15 4	1.0 0.2	15 4	mA
ISB4	Full Standby Current (One Port - All	One Port CEL or CER ≥ Vcc -0.2V	Mil. S	SA LA		fT.	50 46	170 135	45 42	160 125	45 42	150 115	40 35	125 95	mA
	CMOS Level Inputs f = 0 <sup>(5)</sup> )	VIN ≥ VCC -0.2V or VIN ≤ 0.2V Active Port Outputs Open, f = fMAX <sup>(4)</sup>	Com'l.	SA LA	50 46	160 125	50 46	150 115	45 42	137 105	40 35	115 90	40 35	105 80	IIIA

2692 to 05

- 1. x in part numbers indicates power rating (SA or LA).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only
- At 1 = flux, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of 1/tnc, and using
  "AC TEST CONDITIONS" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- Not available in DIP packages see 7032/7042 data sheet.
- 7. DIP packages for 0°C to +70°C temperature range only see 7032/7042 data sheet.

### 7

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (Continued) (Vcc = 5.0V ± 10%)

				7132 x 55 7142 x 55	7132 x 70 7142 x 70	7132 x90	7132 x 100 7142 x 100		
Symbol	Parameter	Test Conditions	Version	Typ. Max.	Typ. Max.	Typ. Max.	Typ. Max.	Typ. Max.	Unit
lcc	Dynamic Operating Current (Both Ports	CE ≃ Vi∟ Outputs Open	Mil. SA	65 230 65 185	65 225 65 180	65 200 65 160	65 190 65 155	65 190 65 155	mA
	Active	f = fMAX	Com'l.SA	65 180 65 140	65 180 65 135	65 180 65 130	65 180 65 130	==	ma
ISB1	Standby Current (Both Ports - TTL	CEL and CER ≥ VIH f = fMAX <sup>(4)</sup>	Mil. SA LA	25 65 25 55	25 65 25 55	25 65 25 45	25 65 25 45	25 65 25 45	mA
	Level Inputs)		Com'l.SA	25 65 25 <b>45</b>	25 60 25 40	25 55 25 35	25 55 25 35	<del>-</del> -	
ISB2	Standby Current (One Port - TTL	ČEL or ČER ≥ VIH	Mil. SA	40 135 40 110	40 135 40 110	40 125 40 100	40 125 40 100	40 125 40 100	
	Level Inputs)	Active Port Outputs Open, f = fMAX <sup>(4)</sup>	Com'l.LA	40 115 40 85	40 110 40 85	40 110 40 75	40 110 40 75	==	mA
ISB3	Full Standby Current	Both Ports CEL and	Mil. SA	1.0 30 0.2 10	1.0 30 0.2 10	1.0 30 0.2 10	1.0 30 0.2 10	1.0 30 0.2 10	
	(Both Ports - All CMOS Level Inputs)	CER ≥ Vcc -0.2V Vin ≥ Vcc -0.2V or Vin ≤ 0.2V,f = 0 <sup>(5)</sup>	Com'l. LA	1.0 15 0.2 4	1.0 15 0.2 4	1.0 15 0.2 4	1.0 15 0.2 4	==	mA
ISB4	Full Standby Current (One Port - All CMOS	One Port CEL or CER ≥ Vcc -0.2V	Mil. SA	40 120 35 90	40 115 35 85	40 110 35 80	40 110 35 80	40 110 35 80	
	Level Inputs, f = 0 <sup>(5)</sup> )	VIN ≥ VCC -0.2V or VIN ≤ 0.2V Active Port Outputs Open, f = fMAX (4)	Com'l.SA	40 100 35 75	40 100 35 75	40 95 35 70	40 95 35 70	= =	mA

2892 thi 08

#### NOTES:

- 1. x in part numbers indicates power rating (SA or LA).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- At f = fMax, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of 1/tRc, and using
   \*AC TEST CONDITIONS\* of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- Not available in DIP packages see 7032/7042 data sheet.
- 7. DIP packages for 0°C to +70°C temperature range only see 7032/7042 data sheet.


### DATA RETENTION CHARACTERISTICS (LA Version Only)

Symbol	Parameter	Test Conditions		IDT7132 Min.	LA/IDT714 Typ.	I2LA Max.	Unit
VDR	Vcc for Data Retention			2.0	_	0	٧
ICCDR	Data Retention Current	Vcc = 2.0V, CE ≥ Vcc -0.2V	Mil.	_	100	4000	μА
		Vin ≥ Vcc -0.2V or Vin ≤ 0.2V	Com'l.	_	100	1500	μΑ
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time			0		-	ns
tR(3)	Operation Recovery	1		tRC(2)		_	ns
	Time						

2692 tol 07

- 1. Vcc = 2V, TA = +25°C
- 2. trc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

#### **DATA RETENTION WAVEFORM**



#### **AC TEST CONDITIONS**

Input Pulse Levels Input Rise/Fall Times	GND TO 3.0V 5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2, 3 & 4

2692 to 08




Figure 1. Output Load




Figure 3. Busy Output Load (IDT7132 only)




Figure 2. Output Load (for thy, t.z, twz, and low)




Figure 4. BUSY
Output Load (for 20ns, 25ns and 30ns versions)

\* Including scope and jig

## 7

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (5)

			x 20 <sup>(2,6)</sup> x 20 <sup>(2,6)</sup>		( 25 <sup>(6)</sup> ( 25 <sup>(6)</sup>			7132 : 7142 :		7132 7142		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	/cle											
tRC	Read Cycle Time	20	_	25		30		35	_	45		กร
taa	Address Access Time	_	20		25		30		35	_	45	ns
TACE	Chip Enable Access Time	_	20		25	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	30		35	_	45	ns
tage	Output Enable Access Time	_	10	_	. 12	** <u> </u>	15	_	25	-	30	ns
tOH	Output Hold From Address Change	0		Q	\\\ <u>\</u>	0		0	_	0	_	ns
tLZ	Output Low Z Time(1, 4)	0		<b>\</b> 0 \	· · · —	٥		5	_	5	_	ns
tHZ	Output High Z Time(1, 4)		8	<i>A</i> —	10		12	_	15		20	ns
tPU	Chip Enable to Power Up Time <sup>(4)</sup>	0	V-4	0	_	0		0		0	_	ns
tPD	Chip Disable to Power Down Time(4)	_	50		50		50	_	50	_	50	ns

2802 (14 00

2692 tbl 10


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (5) (Continued)

		7132 x 55 7142 x 55			7132 x 70 7142 x 70		7132 x 90 7142 x 90		x 100 x 100	7132 x 120 <sup>(3)</sup> 7142 x 120 <sup>(3)</sup>		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	rcle			•				•		•		
tRC	Read Cycle Time	<b>5</b> 5	_	70		90	_	100	_	120	_	ns
taa	Address Access Time		55	_	70	_	90	<u> </u>	100	1 —	120	ns
tACE	Chip Enable Access Time	_	55		70	_	90	_	100	<b>—</b>	120	ns
tage	Output Enable Access Time		35	_	40	_	40	_	40	<b>—</b>	60	ns
ton	Output Hold From Address Change	0		0		10		10		10	-	ns
tLZ	Output Low Z Time <sup>(1, 4)</sup>	5	_	5		5	_	5	_	5	_	กร
tHZ	Output High Z Time(1, 4)	_	30	_	35	-	40	_	40	_	40	ns
tPU	Chip Enable to Power Up Time(4)	0		0	_	0	_	0	_	0	_	ns
tPD	Chip Disable to Power Down Time(4)	_	50	_	50	_	50	_	50	_	50	ns


NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. This parameter guaranteed but not tested.
- 5. "x" in part numbers indicates power rating (SA or LA).
- Not available in DIP packages see 7032/7042 data sheet.
- 7. DIP packages for 0°C to +70°C temperature range only see 7032/7042 data sheet.

## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE (1,2,4)



### TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (1,3)



#### NOTES:

1. R/W is high for Read Cycles.

2. Device is continuously enabled, CE = VIL.

Addresses valid prior to or coincident with CE transition low.
 OE = Vit.

### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLATAGE RANGE (7)

Symbol	Parameter	7132 7142 Min.	x 20 <sup>(2, 8)</sup> x 20 <sup>(2, 8)</sup> Max.	7132 7142 Min.	x 25 <sup>(8)</sup> x 25 <sup>(8)</sup> Max.	7142	k 30 <sup>(8)</sup> k 30 <sup>(8)</sup> Max.	7142	x 35 <sup>(9)</sup> x 35 <sup>(9)</sup> Max.	7132 7142 Min.		Unit
Write Cy	cle		<u> </u>									
twc	Write Cycle Time (5)	20		25		30		35		45		กร
tEW	Chip Enable to End of Write	15	_	20		25		30	1	35		ns
taw	Address Valid to End of Write	15		20	_	25		30	_	35	_	ns
tas	Address Set-up Time	0	_	0	- 8	0	_	0	_	0	_	ns
twp	Write Pulse Width (6)	15		20	,	25	_	30	_	35	_	ns
twn	Write Recovery Time	0	_	0.	30 <del>-</del>	0	_	0	_	0	_	ns
tow	Data Valid to End of Write	10		12		15	_	20	_	20		ns
tHZ	Output High Z Time (1,4)	<u> </u>	. 8		10	_	12	_	15	-	20	ns
tDH	Data Hold Time	0	$\mathbb{R}^{2}$	0	_	0		0	_	0	_	ns
twz	Write Enabled to Output in High Z <sup>(1,4)</sup>	<u> </u>	8	_	10	_	12	_	15	_	20	ns
tow	Output Active From End of Write <sup>(1,4)</sup>	0		0	_	0		0	_	0	_	ns

2692 tbl 11

2692 drw 08

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2, 3 and 4).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. This parameter guaranteed but not tested.
- 5. For MASTER/SLAVE combination, two = tBAA + twp.
- 6. Specified for OE at high (Refer to "Timing Waveform of Write Cycle", Note 7)

- 7. "x" in part numbers indicates power rating (SA or LA).

  8. Not available in DIP packages see 7032/7042 data sheet.

  9. DIP packages for 0°C to +70°C temperature range only see 7032/7042 data sheet.

### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (7) (Continued)

Symbol	Parameter	7142	x 55 x 55 Max.	7142	2 x 70 2 x 70 Max.	7142	2 x 90 2 x 90 Max.	7142	x 100 x 100 Max.	7142	x 120 <sup>(3)</sup> x 120 <sup>(3)</sup> Max.	Unit
Write Cy	rcle							•				
twc	Write Cycle Time (5)	55		70	_	90		100	_	120	_	ns
tew	Chip Enable to End of Write	40		50	_	85	_	90		100	_	กร
taw	Address Valid to End of Write	40		50	_	85	_	90		100	-	ns
tas	Address Set-up Time	ō		ō	_	0		0		0	_	ns
twp	Write Pulse Width (6)	40		50		55	_	55		65	1	ns
twn	Write Recovery Time	0	_	0		0	_	0		0	-	ns
tDW	Data Valid to End of Write	20	_	30	_	40	_	40	_	40	-	ns
tHZ	Output High Z Time (1.4)	_	30	_	35	_	40	_	40		40	ns
tDH	Data Hold Time	0	_	0	_	0	_	0	_	0		ns
twz	Write Enabled to Output in High Z(1,4)		30		35	T -	40	_	40	] =	50	ns
tow	Output Active From End of Write(1,4)	0		0	_	0	_	0		0	1	กร

2692 tbl 12

#### NOTES:

- Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
   O°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.

- 4. This parameter guaranteed but not tested.
  5. For MASTER/SLAVE combination, two = 18AA + twp.
  6. Specified for OE at high (Refer to "Timing Waveform of Write Cycle", Note 7)
- 7. "x" in part numbers indicates power rating (SA or LA).

### CAPACITANCE (TA = +25°C,f = 1.0MHz)

Symbol	Parameter (1)	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	рF
Соит	Output Capacitance	VIN = 0V	11	рF


#### NOTE:

2692 tbl 13


1. This parameter is sampled and not 100% tested.

8

## TIMING WAVEFORM OF WRITE CYCLE NO. 1. (R/W CONTROLLED TIMING)(1,2,3,7)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CE CONTROLLED TIMING)(1,2,3,5)



#### 2692 drw 10

- 1. R/W must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low CE and a low R/W.
- 3. twn is measured from the earlier of CE or R/W going high to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.

  5. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig).
- 7. If OE is low during a RW controlled write cycle, the write pulse width must be larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an RW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## 7

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(8)</sup>

Symbol			x 20 (1,10) x 20 (1,10) Max.		2 x 25 <sup>(10)</sup>	7142	x 30 <sup>(10)</sup> x 30 <sup>(10)</sup> Max.	7132	x 35 <sup>(11)</sup> x 35 <sup>(11)</sup> Max.	714	2 x 45 2 x 45 Max.	Unit
Busy Ti	Busy Timing (For Master IDT7132 Only)											
tbaa	BUSY Access Time to Address	_	20	_	25		30	_	35		35	ns
tBDA	BUSY Disable Time to Address	_	18	_	20		25	_	30	_	35	ns
tBAC	BUSY Access Time to Chip Enable	-	20		20		25	_	30	_	30	ns
tBDC	BUSY Disable Time to Chip Enable	_	18		20	20 <del>-</del>	25	_	25	_	25	ns
twoo	Write Pulse to Data Delay (3)	_	45	_	50	_	55	_	60	_	70	ns
topo	Write Data Valid to Read Data Delay (3)	_	30	_	33	_	33	_	35	_	45	ns
taps	Arbitration Priority Set-up Time (4)	5		5,⊹	~~~~	5		5	_	5		กร
tBDD	BUSY Disable to Valid Data (5)		Note 5		Note 5	-	Note 5	_	Note 5	_	Note 5	กร
Busy In	put Timing (For Slave iDT7142 Only)		â	The same	. The state of the							
twB	Write to BUSY Input (6)	0	%	.0	_	0	_	0	_	0	_	กร
twн	Write Hold After BUSY (7)	12	<del>4.</del> ,24:	15	_	20	_	20	_	20	_	ns
twoo	Write Pulse to Data Delay (9)	-	45 ∞	_	50	_	55	_	60		70	ns
topo	Write Data Valid to Read Data Delay (9)		30	_	35	_	40	_	35		45	ns

2602 N 14


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(8)</sup>

OFERATING TEMPERATURE AND SUFFET VOLTAGE HANGE											<del>,</del>	
		7132 x 55		7132 x 70		7132 x 90		7132 x 100		7132 x 120(2)		
Symbol	Parameter	714 Min.	2 x 55 Max.	7142 Min.	2 x 70 Max.		2 x 90 Max.	7142 Min.	x 100 Max.		x 120 <sup>(2)</sup> Max.	Unit
Busy Ti	Busy Timing (For Master IDT7132 Only)											
tBAA	BUSY Access Time to Address		45	_	45		45		50	-	60	ns
tBDA	BUSY Disable Time to Address	-	40		40	_	45	1	50	1	60	ns
tBAC	BUSY Access Time to Chip Enable	_	35	-	35	_	45		50	_	60	ns
tBDC	BUSY Disable Time to Chip Enable		30		30		45	_	50	-	60	ns
twdd	Write Pulse to Data Delay <sup>(3)</sup>	_	80	_	90	_	100	_	120	-	140	ns
tDDD	Write Data Valid to Read Data Delay <sup>(3)</sup>	_	55		70		90	_	100	-	120	ns
taps	Arbitration Priority Set-up Time(4)	5	_	5	_	5		5	-	5	-	ns
tBDD	BUSY Disable to Valid Data (5)	_	Note 5		Note 5	_	Note 5		Note 5	-	Note 5	กร
Busy In	put Timing (For Slave IDT7142 Only)											
twB	Write to BUSY Input <sup>(6)</sup>	_	_	0	_	0	_	0	_	0		ns
twH	Write Hold After BUSY(7)	20	_	20	_	20	_	20		20	_	ns
tWDD	Write Pulse to Data Delay (9)		80		90	_	100		120	_	140	กร
tDDD	Write Data Valid to Read Data Delay (9)		55		70		90	_	100	_	120	ns

2692 tol 15

- 1. 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For Master IDT7132 only)".
- 4. To ensure that the earlier of the two ports wins.
- 5. tbbb is a calculated parameter and is the greater of 0, twbb-twp (actual) or tbbb tbw (actual)
- To ensure that the write cycle is inhibited during contention.
- 7. To ensure that a write cycle is completed after contention.
- "x" in part numbers indicates power rating (SA or LA).
- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With Port-to-Port Delay (For Slave IDT7142 Only)".
- 10. Not available in DIP packages see 7032/7042 data sheet.
- 11. DIP packages for 0°C to +70°C temperature range only see 7032/7042 data sheet.

## TIMING WAVEFORM OF READ WITH BUSY (1,2,3) (FOR MASTER IDT7132 ONLY)




#### NOTES:

To ensure that the earlier of the two ports wins.
 Write Cycle parameters should be adhered to in order to ensure proper writing.

Device is continously enabled for both ports.

4. OE at LO for the reading port.


## TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY<sup>(1,2,3)</sup> (FOR SLAVE IDT7142 ONLY)




#### NOTES:

- Assume BUSY input at HI for the writing port, and OE at LO for the reading port.
   Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuosly enabled for both ports.


### TIMING WAVEFORM OF WRITE WITH BUSY INPUT (FOR SLAVE IDT7142 ONLY)




### TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{\text{CE}}$ ARBITRATION




#### **CER VALID FIRST:**



# TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION (1) LEFT ADDRESS VALID FIRST:




### RIGHT ADDRESS VALID FIRST:



NOTE: 1. CEL = CER = VIL

7.5

#### 16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



#### NOTE:

1. No arbitration in IDT7142 (SLAVE). BUSY-IN inhibits write in IDT7142 (SLAVE)

#### **FUNCTIONAL DESCRIPTION:**

The IDT7132/42 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any locations in memory. These devices have an automatic power-down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{CE}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{OE}$ ). In the read mode, the port's  $\overline{OE}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

#### ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address data. It is important to note that the operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{CE}$ , on-chip control logic arbitrates between  $\overline{CE}$ 

and CEnfor access; or (2) if the CEs are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's BUSY flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to sixteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed, until after the  $\overline{BUSY}$  input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past  $\overline{BUSY}$  to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than on chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

#### TRUTH TABLES

### **TABLE I - NON-CONTENTION** READ/WRITE CONTROL (4)

Left Or Right Port (1)				5 Al				
R/W	CE	ŌĒ	D <sub>0-7</sub>	Function				
X	Н	Х	Z	Port Disabled and in Power				
				Down Mode ISB2 or ISB4				
Х	Н	Х	Z	CER = CEL = H, Power Down				
				Mode, ISB1 or ISB3				
L	L	Х	DATAIN	Data on Port Written into Memory(2)				
Н	L	L	DATAout	Data in Memory Output on Port(3)				
Н	L	Н	Z	High Impedance				

2692 tbl 16

#### NOTES:

- NOTES:

  1. AoL A1oL ≠ AoR A1oR

  2. If BUSY = L, data is not written

  3. If BUSY = L, data may not be valid, see twop and tabo timing.

  4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

### TABLE II - ARBITRATION (1,2)

Left Port		Righ	t Port	Flag	8	Function
CEL	AOL - A1OL	CER	AOR - A10R	BUSYL	BUSYR	Talletion
Н	Х	Н	X	Н	Н	No Contention
L	Any	н	X	Н	Н	No Contention
Н	X	L	Any	Н	H	No Contention
L	≠ AoR -A1oR	L	≠ AOL -A10L	н	H	No Contention
Address Arbi	tration With CE I	.ow Before Add	iress Match			
L	LV5R	L	LV5R	Н	L	L-Port Wins
L	RV5L	L	RV5L	L	Н	R-Port Wins
L	Same	L	Same	н	L	Arbitration Resolved
L	Same	L	Same	L	Н	Arbitration Resolved
CE Arbitration	n With Address N	Match Before C	Ē'			
LL5R	= A0R -A10R	LL5R	= A0L -A10L	н	L	L-Port Wins
RL5L	= AOR -A10R	RL5L	= AoL -A1oL	L	Н	R-Port Wins
LW5R	= A0R -A10R	LW5R	= AoL -A1oL	н	L	Arbitration Resolved
LW5R	= A0R -A10R	LW5R	= AOL -A1OL	L	Н	Arbitration Resolved

#### NOTES:

- X = DON'T CARE, L = LOW, H = HIGH
   LV5R = Left Address Valid ≥ 5ns before right address.
- RV5L = Right Address Valid ≥ 5ns before left address.
- Note: a right Adoress valid 2 shis defore ten adoress.

  Same = Left and Right Addresses match within 5ns of each other.

  LLSR = Left CE = LOW ≥ 5ns before Right CE.

  RL5L = Right CE = LOW ≥ 5ns before Left CE.

  LW5R = Left and Right CE = LOW within 5ns of each other.

7.5

#### ORDERING INFORMATION

