



128Kx32 5V FLASH MODULE, SMD 5962-94716


FEATURES

- Access Times of 50*, 60, 70, 90, 120, 150ns
- Packaging:
 - 66 pin, PGA Type, 1.075 inch square, Hermetic Ceramic HIP (Package 400)
 - 68 lead, 40mm, Low Profile 3.5mm (0.140"), CQFP (Package 502)
 - 68 lead, Hermetic CQFP, 22.4mm (0.880 inch) square. Designed to fit JEDEC 68 lead 0.990" CQFJ footprint.
 - G2 (Package 500), 5.08mm (0.200 inch) high
 - G2U (Package 510), 3.56mm (0.140 inch) high
- Sector Architecture
 - 8 equal size sectors of 16KBytes each
 - Any combination of sectors can be concurrently erased. Also supports full chip erase
- 100,000 Erase/Program Cycles Typical, 0°C to +70°C
- Organized as 128Kx32
- Commercial, Industrial and Military Temperature Ranges
- 5 Volt Programming. 5V ± 10% Supply
- Low Power CMOS, 1mA Standby Typical
- Embedded Erase and Program Algorithms
- TTL Compatible Inputs and CMOS Outputs
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Page Program Operation and Internal Program Control Time
- Weight
 - WF128K32-XG2X5 - 8 grams typical
 - WF128K32-XG2UX5 - 8 grams typical
 - WF128K32-XH1X5 - 13 grams typical
 - WF128K32-XG4TX5 - 20 grams typical

Note: See programming information 1M5 in programming section for algorithms.

* The access time of 50ns is only available in Industrial and Commercial temperature ranges only.


FIG. 1 PIN CONFIGURATION FOR WF128K32N-XH1X5




PIN DESCRIPTION



I/O0-31	Data Inputs/Outputs
A0-16	Address Inputs
$\overline{WE}_1-4$	Write Enables
$\overline{CS}_1-4$	Chip Selects
$\overline{OE}$	Output Enable
VCC	Power Supply
GND	Ground
NC	Not Connected

BLOCK DIAGRAM






I/O ₀₋₃₁	Data Inputs/Outputs
A ₀₋₁₆	Address Inputs
$\overline{WE}$	Write Enable
$\overline{CS}_{1-4}$	Chip Selects
$\overline{OE}$	Output Enable
V _{CC}	Power Supply
GND	Ground
NC	Not Connected



I/O ₀₋₃₁	Data Inputs/Outputs
A ₀₋₁₆	Address Inputs
$\overline{WE}_{1-4}$	Write Enables
$\overline{CS}_{1-4}$	Chip Selects
$\overline{OE}$	Output Enable
V _{CC}	Power Supply
GND	Ground
NC	Not Connected

The White 68 lead G2/G2U CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2/G2U has the TCE and lead inspection advantage of the CQFP form.





ABSOLUTE MAXIMUM RATINGS (1)

Parameter		Unit
Operating Temperature	-55 to +125	°C
Supply Voltage Range (V _{CC})	-2.0 to +7.0	V
Signal voltage range (any pin except A9) (2)	-2.0 to +7.0	V
Storage Temperature Range	-65 to +150	°C
Lead Temperature (soldering, 10 seconds)	+300	°C
Data Retention Mil Temp	10 years	
Endurance (write/erase cycles) Mil Temp	10,000 cycles min.	
A9 Voltage for sector protect (V _{ID}) (3)	-2.0 to +14.0	V

NOTES:

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, inputs may overshoot V_{SS} to -2.0 V for periods of up to 20ns. Maximum DC voltage on output and I/O pins is V_{CC} + 0.5V. During voltage transitions, outputs may overshoot to V_{CC} + 2.0 V for periods of up to 20ns.
- Minimum DC input voltage on A9 pin is -0.5V. During voltage transitions, A9 may overshoot V_{SS} to -2V for periods of up to 20ns. Maximum DC input voltage on A9 is +13.5V which may overshoot to 14.0 V for periods up to 20ns.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	4.5	5.5	V
Input High Voltage	V _{IH}	2.0	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.5	+0.8	V
Operating Temp. (Mil.)	T _A	-55	+125	°C
A9 Voltage for Sector Protect	V _{ID}	11.5	12.5	V

CAPACITANCE

(T_A = +25°C)

Parameter	Symbol	Conditions	Max	Unit
OE capacitance	C _{OE}	V _{IN} = 0 V, f = 1.0 MHz	50	pF
WE1-4 capacitance HIP (PGA)	C _{WE}	V _{IN} = 0 V, f = 1.0 MHz	20	pF
CQFP G4T			50	
CQFP G2			20	
CQFP G2U			15	
CS1-4 capacitance	C _{CS}	V _{IN} = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	C _{I/O}	V _{I/O} = 0 V, f = 1.0 MHz	20	pF
Address input capacitance	C _{AD}	V _{IN} = 0 V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS - CMOS COMPATIBLE

(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol	Conditions			Unit
			Min	Max	
Input Leakage Current	I _{LI}	V _{CC} = 5.5, V _{IN} = GND to V _{CC}		10	μA
Output Leakage Current	I _{LOx32}	V _{CC} = 5.5, V _{IN} = GND to V _{CC}		10	μA
V _{CC} Active Current for Read (1)	I _{CC1}	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}$		140	mA
V _{CC} Active Current for Program or Erase (2)	I _{CC2}	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}$		200	mA
V _{CC} Standby Current	I _{CC3}	V _{CC} = 5.5, $\overline{CS} = V_{IH}$, f = 5MHz		6.5	mA
V _{CC} Static Current	I _{CC4}	V _{CC} = 5.5, $\overline{CS} = V_{IH}$		0.6	mA
Output Low Voltage	V _{OL}	I _{OL} = 12.0 mA, V _{CC} = 4.5		0.45	V
Output High Voltage	V _{OH1}	I _{OH} = -2.5 mA, V _{CC} = 4.5	0.85 x V _{CC}		V
Output High Voltage	V _{OH2}	I _{OH} = -100 μA, V _{CC} = 4.5	V _{CC} -0.4		V
Low V _{CC} Lock Out Voltage	V _{LKO}		3.2		V

NOTES:

- The I_{CC} current listed includes both the DC operating current and the frequency dependent component (at 5 MHz). The frequency component typically is less than 2 mA/MHz, with $\overline{OE}$ at V_{IH}.
- I_{CC} active while Embedded Algorithm (program or erase) is in progress.
- DC test conditions: V_{IL} = 0.3V, V_{IH} = V_{CC} - 0.3V




AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, $\overline{CS}$ CONTROLLED

($V_{CC} = 5.0V$, $V_{SS} = 0V$, $T_A = -55^\circ C$ to $+125^\circ C$)

Parameter	Symbol		-50		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t_{AVAV}	t_{WC}	50		60		70		90		120		150		ns
$\overline{WE}$ Setup Time	t_{WLLEL}	t_{WS}	0		0		0		0		0		0		ns
$\overline{CS}$ Pulse Width	t_{ELEH}	t_{CP}	25		30		35		45		50		50		ns
Address Setup Time	t_{AVEL}	t_{AS}	0		0		0		0		0		0		ns
Data Setup Time	t_{DVEH}	t_{DS}	25		30		30		45		50		50		ns
Data Hold Time	t_{EHDX}	t_{DH}	0		0		0		0		0		0		ns
Address Hold Time	t_{ELAX}	t_{AH}	40		45		45		45		50		50		ns
$\overline{WE}$ Hold from $\overline{WE}$ High	t_{EHWH}	t_{WH}	0		0		0		0		0		0		ns
$\overline{CS}$ Pulse Width High	t_{EHEL}	t_{CPH}	20		20		20		20		20		20		ns
Duration of Programming Operation	t_{WHWH1}		14		14		14		14		14		14		μs
Duration of Erase Operation	t_{WHWH2}		2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	sec
Read Recovery before Write	t_{GHLEL}		0		0		0		0		0		0		ns
Chip Programming Time				12.5		12.5		12.5		12.5		12.5		12.5	sec

FIG. 4
AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0$, $V_{IH} = 3.0$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

V_Z is programmable from -2V to +7V.
 I_{OL} & I_{OH} programmable from 0 to 16mA.
 Tester Impedance $Z_0 = 75 \Omega$.
 V_Z is typically the midpoint of V_{OH} and V_{OL} .
 I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.
 ATE tester includes jig capacitance.

**AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, WE CONTROLLED**(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol		-50		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{AVAV}	t _{WC}	50		60		70		90		120		150		ns
Chip Select Setup Time	t _{ELWL}	t _{CS}	0		0		0		0		0		0		ns
Write Enable Pulse Width	t _{WLWH}	t _{WP}	25		30		35		45		50		50		ns
Address Setup Time	t _{AVWL}	t _{AS}	0		0		0		0		0		0		ns
Data Setup Time	t _{DVWH}	t _{DS}	25		30		30		45		50		50		ns
Data Hold Time	t _{WHDX}	t _{DH}	0		0		0		0		0		0		ns
Address Hold Time	t _{WLAX}	t _{AH}	40		45		45		45		50		50		ns
Chip Select Hold Time	t _{WHEL}	t _{CH}	0		0		0		0		0		0		ns
Write Enable Pulse Width High	t _{WHWL}	t _{WPH}	20		20		20		20		20		20		ns
Duration of Byte Programming Operation (min)	t _{WHWH1}		14		14		14		14		14		14		μs
Sector Erase Time	t _{WHWH2}		2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	sec
Read Recovery Time Before Write	t _{GHWL}		0		0		0		0		0		0		ns
V _{CC} Setup Time		t _{VCS}	50		50		50		50		50		50		μs
Chip Programming Time				12.5		12.5		12.5		12.5		12.5		12.5	sec
Output Enable Setup Time		t _{OES}	0		0		0		0		0		0		ns
Output Enable Hold Time (1)		t _{OEH}	10		10		10		10		10		10		ns

1. For Toggle and Data Polling.

AC CHARACTERISTICS – READ ONLY OPERATIONS(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol		-50		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{AVAV}	t _{RC}	50		60		70		90		120		150		ns
Address Access Time	t _{AVQV}	t _{ACC}		50		60		70		90		120		150	ns
Chip Select Access Time	t _{ELQV}	t _{CCE}		50		60		70		90		120		150	ns
$\overline{OE}$ to Output Valid	t _{GLQV}	t _{OE}		25		30		35		40		50		55	ns
Chip Select to Output High Z (1)	t _{EHQZ}	t _{DF}		20		20		20		25		30		35	ns
$\overline{OE}$ High to Output High Z (1)	t _{GHQZ}	t _{DF}		20		20		20		25		30		35	ns
Output Hold from Address, $\overline{CS}$ or $\overline{OE}$ Change, whichever is first	t _{AXQX}	t _{OH}	0		0		0		0		0		0		ns

1. Guaranteed by design, not tested.



FIG. 5
AC WAVEFORMS FOR READ OPERATIONS







FIG. 6
WRITE/ERASE/PROGRAM OPERATION, $\overline{WE}$ CONTROLLED



NOTES:

1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3. D7 is the output of the complement of the data written to the device (for each chip).
4. Dout is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.

FIG. 7



1. SA is the sector address for Sector Erase.



FIG. 8
AC WAVEFORMS FOR DATA POLLING DURING
EMBEDDED ALGORITHM OPERATIONS








FIG. 9
WRITE/ERASE/PROGRAM OPERATION, $\overline{CS}$ CONTROLLED




NOTES:


1. PA represents the address of the memory location to be programmed.
2. PD represents the data to be programmed at byte address.
3. $\overline{D7}$ is the output of the complement of the data written to the device (for each chip).
4. Dout is the output of the data written to the device.
5. Figure indicates the last two bus cycles of a four bus cycle sequence.

**PACKAGE 400: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H1)**

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES


PACKAGE 502: 68 LEAD, CERAMIC QUAD FLAT PACK, LOW PROFILE CQFP (G4T)

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

**PACKAGE 500: 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2)**

The White 68 lead G2 CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2 has the TCE and lead inspection advantage of the CQFP form.

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

**PACKAGE 510: 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2U)**

The White 68 lead G2U CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2U has the TCE and lead inspection advantage of the CQFP form.

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

**ORDERING INFORMATION****W F 128K32 X - XXX X X 5 X****LEAD FINISH:**

Blank = Gold plated leads

A = Solder dip leads

V_{PP} PROGRAMMING VOLTAGE

5 = 5V

DEVICE GRADE:

M = Military Screened -55°C to +125°C

I = Industrial -40°C to +85°C

C = Commercial 0 to + 70°C

PACKAGE TYPE:

H1 = 1.075" sq. Ceramic Hex In-line Package, HIP (Package 400)

G2 = 22mm Ceramic Quad Flat Pack, CQFP (Package 500)

G2U = 22.4mm Ceramic Quad Flat Pack, Low Profile CQFP (Package 510)

G4T = 40mm Ceramic Low Profile, CQFP (Package 502)

ACCESS TIME (ns)**IMPROVEMENT MARK**

N = No Connect at pin 8, 21, 28 and 39 in HIP for Upgrade

ORGANIZATION, 128K x 32

User configurable as 256K x 16 or 512K x 8

Flash PROM**WHITE MICROELECTRONICS**



DEVICE TYPE	SPEED	PACKAGE	SMD NO.
128K x 32 Flash	150ns	66 pin HIP (H1)	5962-94716 01H8X
128K x 32 Flash	120ns	66 pin HIP (H1)	5962-94716 02H8X
128K x 32 Flash	90ns	66 pin HIP (H1)	5962-94716 03H8X
128K x 32 Flash	70ns	66 pin HIP (H1)	5962-94716 04H8X
128K x 32 Flash	60ns	66 pin HIP (H1)	5962-94716 05H8X
128K x 32 Flash	150ns	68 lead CQFP/J (G2)	5962-94716 01HMX
128K x 32 Flash	120ns	68 lead CQFP/J (G2)	5962-94716 02HMX
128K x 32 Flash	90ns	68 lead CQFP/J (G2)	5962-94716 03HMX
128K x 32 Flash	70ns	68 lead CQFP/J (G2)	5962-94716 04HMX
128K x 32 Flash	60ns	68 lead CQFP/J (G2)	5962-94716 05HMX
128K x 32 Flash	150ns	68 lead CQFP/J (G2U)	5962-94716 01HNX
128K x 32 Flash	120ns	68 lead CQFP/J (G2U)	5962-94716 02HNX
128K x 32 Flash	90ns	68 lead CQFP/J (G2U)	5962-94716 03HNX
128K x 32 Flash	70ns	68 lead CQFP/J (G2U)	5962-94716 04HNX
128K x 32 Flash	60ns	68 lead CQFP/J (G2U)	5962-94716 05HNX
128K x 32 Flash	150ns	68 lead CQFP Low Profile (G4T)	5962-94716 01H4X
128K x 32 Flash	120ns	68 lead CQFP Low Profile (G4T)	5962-94716 02H4X
128K x 32 Flash	90ns	68 lead CQFP Low Profile (G4T)	5962-94716 03H4X
128K x 32 Flash	70ns	68 lead CQFP Low Profile (G4T)	5962-94716 04H4X
128K x 32 Flash	60ns	68 lead CQFP Low Profile (G4T)	5962-94716 05H4X