10

# ADVANCE INFORMATION

All information in this data sheet is preliminary and subject to change.




# Three-in-One Silicon Delay Line

### **General Description**

The MXD1013 silicon delay line offers three independent logic-buffered delays in a single package. Each provides a nominal accuracy of ±2ns for delay times between 10ns and 75ns, increasing to 5% for delays of 150ns. The MXD1013 reproduces the input logic level at the output after a fixed delay (see *Delay Table*). The part is designed to reproduce leading and trailing edges with equal precision. Each output is capable of driving up to ten 74LS loads.

Maxim can customize standard delays to meet special needs.

## Pin Configurations



#### Features

- ♦ Delay Tolerances ±2ns
- Stability and Precision Over Temperature and Supply Voltage
- ◆ Leading and Trailing Edge Accuracy
- Custom Delays Available
- ♦ TTL/CMOS Compatible

## **Ordering Information**

PART**	TEMP. RANGE	PIN-PACKAGE
MXD1013CPA	0°C to +70°C	8 Plastic DIP
MXD1013CPD	0°C to +70°C	14 Plastic DIP
MXD1013CSA	0°C to +70°C	8 SO
MXD1013CWE	0°C to +70°C	16 Wide SO
MXD1013C/D	0°C to +70°C	Dice*
MXD1013EPA	-40°C to +85°C	8 Plastic DIP
MXD1013EPD	-40°C to +85°C	14 Plastic DIP
MXD1013ESA	-40°C to +85°C	_8 SO
MXD1013EWE	-40°C to +85°C	16 Wide SO

<sup>\*</sup> Contact factory for dice specifications.

# \_Delay Table (tPHL, tPLH)

PART NO. EXTENSION	DELAY PER OUTPUT (ns)
10	10/10/10
12	12/12/12
15	15/15/15
20	20/20/20
25	25/25/25
30	30/30/30
35	35/35/35
40	40/40/40
45	45/45/45
50	50/50/50
55	55/55/55
60	60/60/60
65	65/65/65
70	70/70/70
75	75/75/75
80*	80/80/80
90*	90/90/90
100*	100/100/100
150**	150/150/150

Custom delays available.

MAXIM

Maxim Integrated Products 10-21

<sup>\*\*</sup> To complete the part number, simply consult the Delay Table, select the part-number extension corresponding to the desired delay times, and fill-in the blank in the Ordering Information.

<sup>\*±3%</sup> tolerance. \*\*±5% tolerance.

# Three-in-One Silicon Delay Line




Figure 1. Logic Diagram