

bq4015/bq4015Y

512Kx8 Nonvolatile SRAM

Features

- ➤ Data retention in the absence of power
- ➤ Automatic write-protection during power-up/power-down cycles
- ➤ Industry-standard 32-pin 512K x 8 pinout
- ➤ Conventional SRAM operation; unlimited write cycles
- ➤ 10-year minimum data retention in absence of power
- ➤ Battery internally isolated until power is applied
- ➤ Industrial temperature operation

General Description

The CMOS bq4015 is a nonvolatile 4,194,304-bit static RAM organized as 524,288 words by 8 bits. The integral control circuitry and lithium energy source provide reliable nonvolatility coupled with the unlimited write cycles of standard SRAM.

The control circuitry constantly monitors the single 5V supply for an out-of-tolerance condition. When $V_{\rm CC}$ falls out of tolerance, the SRAM is unconditionally write-protected to prevent an inadvertent write operation.

At this time the integral energy source is switched on to sustain the memory until after $V_{\rm CC}$ returns valid.

The bq4015 uses extremely low standby current CMOS SRAMs, coupled with small lithium coin cells to provide nonvolatility without long write-cycle times and the write-cycle limitations associated with EEPROM.

The bq4015 requires no external circuitry and is compatible with the industry-standard 4Mb SRAM pin-out.

Pin Connections

□ vcc □ A15 30 D A17 D WE 29 □ A13 27 3A [26 PA 🗆 D A11 Þ ōĒ 24 23 ☐ A10 D CE J DQ7 DOG 20 DQ1 C DQ2 C VSS C 14 19 DQ5 15 DQ4 18 17 D DQ3 16 32-Pin DIP Module

Pin Names

A0-A18 Address inputs

DQ0-DQ7 Data input/output

CE Chip enable input

OF Output enable input

OE Output enable input


Write enable input

V_{CC} +5 volt supply input

V_{SS} Ground

WE

Block Diagram



Selection Guide

Part Number	Maximum Access Time (ns)	Negative Supply Tolerance	Part Number	Maximum Access Time (ns)	Negative Supply Tolerance
bq4015MA -70	70	-5%	bq4015YMA -70	70	-10%
bq4015MA -85	85	-5%	bq4015YMA -85	85	-10%

Nov. 1997 D

Functional Description

When power is valid, the bq4015 operates as a standard CMOS SRAM. During power-down and power-up cycles, the bq4015 acts as a nonvolatile memory, automatically protecting and preserving the memory contents.

Power-down/power-up control circuitry constantly monitors the $V_{\rm CC}$ supply for a power-fail-detect threshold $V_{\rm PFD}$. The bq4015 monitors for $V_{\rm PFD}=4.62V$ typical for use in systems with 5% supply tolerance. The bq4015Y monitors for $V_{\rm PFD}=4.37V$ typical for use in systems with 10% supply tolerance.

When V_{CC} falls below the V_{PFD} threshold, the SRAM automatically write-protects the data. All outputs become high impedance, and all inputs are treated as "don't care." If a valid access is in process at the time of power-fail detection, the memory cycle continues to completion. If the memory cycle fails to terminate within time twpT, write-protection takes place.

As V_{CC} falls past V_{PFD} and approaches 3V, the control circuitry switches to the internal lithium backup supply, which provides data retention until valid V_{CC} is applied.

When $V_{\rm CC}$ returns to a level above the internal backup cell voltage, the supply is switched back to $V_{\rm CC}$. After $V_{\rm CC}$ ramps above the $V_{\rm PFD}$ threshold, write-protection continues for a time $t_{\rm CER}$ (120ms maximum) to allow for processor stabilization. Normal memory operation may resume after this time.

The internal coin cells used by the bq4015 have an extremely long shelf life and provide data retention for more than 10 years in the absence of system power.

As shipped from Benchmarq, the integral lithium cells are electrically isolated from the memory. (Self-discharge in this condition is approximately 0.5% per year.) Following the first application of $V_{\rm CC}$, this isolation is broken, and the lithium backup provides data retention on subsequent power-downs.

Truth Table

Mode	CE	WE	ŌĒ	I/O Operation	Power
Not selected	Н	X	X	High Z	Standby
Output disable	L	Н	Н	High Z	Active
Read	L	H	L	Dout	Active
Write	L	L	X	$\mathrm{D_{IN}}$	Active

Absolute Maximum Ratings

Symbol	Parameter	Value	Unit	Conditions
V_{CC}	DC voltage applied on V _{CC} relative to V _{SS}	-0.3 to 7.0	v	
$ m V_{T}$	DC voltage applied on any pin excluding $V_{\rm CC}$ relative to $V_{\rm SS}$	-0.3 to 7.0	v	$V_T \leq V_{\rm CC} + 0.3$
		0 to +70	°C	Commercial
Topr	Operating temperature	-40 to +85	$^{\circ}\mathrm{C}$	Industrial "N"
		-40 to +70	$^{\circ}\mathrm{C}$	Commercial
T_{STG}	Storage temperature	-40 to +85	°C	Industrial "N"
		-10 to +70	$^{\circ}\mathrm{C}$	Commercial
TBIAS	Temperature under bias	-40 to +85	°C	Industrial "N"
TSOLDER	Soldering temperature	+260	°C	For 10 seconds

Note:

Permanent device damage may occur if **Absolute Maximum Ratings** are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

2/10 Nov. 1997 D

Recommended DC Operating Conditions (TA = TOPR)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
T.7		4.5	5.0	5.5	v	bq4015Y
$ m V_{CC}$	Supply voltage	4.75	5.0	5.5	v	bq4015
$V_{\rm SS}$	Supply voltage	0	0	0	V	
$V_{\rm IL}$	Input low voltage	-0.3	-	0.8	V	
V_{IH}	Input high voltage	2.2	-	$V_{\rm CC}$ + 0.3	\mathbf{v}	

Note:

Typical values indicate operation at $T_A = 25$ °C.

DC Electrical Characteristics (TA = TOPR, VCCmin ≤ VCC ≤ VCCmax)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions/Notes
I_{LI}	Input leakage current	-	•	± 1	μΑ	$V_{\rm IN}$ = $V_{\rm SS}$ to $V_{\rm CC}$
I_{LO}	Output leakage current	-	-	± 1	μА	$\frac{\overline{CE}}{\overline{WE}} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}$
V_{OH}	Output high voltage	2.4	-	-	V	$I_{OH} = -1.0 \text{ mA}$
V_{OL}	Output low voltage	-	•	0.4	V	$I_{\rm OL}$ = 2.1 mA
I_{SB1}	Standby supply current	-	3	5	mA	$\overline{CE} = V_{IH}$
I_{SB2}	Standby supply current	-	0.1	1	mA	$\begin{split} \overline{CE} &\geq V_{CC} - 0.2V, \\ 0V &\leq V_{IN} \leq 0.2V, \\ or \ V_{IN} &\geq V_{CC} - 0.2 \end{split}$
I_{CC}	Operating supply current	-	-	90	mA	$\label{eq:min.cycle} \begin{split} &\underbrace{Min.\ cycle,\ duty=100\%,}_{\overline{CE}=V_{IL},\ I_{LO}=0mA,}\\ &A17 < V_{IL}\ or\ A17 > V_{IH},\\ &A18 < V_{IL}\ or\ A18 > V_{IH} \end{split}$
V	Power fail detect voltage	4.55	4.62	4.75	V	bq4015
V_{PFD}	Power-fail-detect voltage	4.30	4.37	4.50	V	bq4015Y
V_{SO}	Supply switch-over voltage	-	3	-	V	

Note:

Typical values indicate operation at $T_A = 25$ °C, $V_{CC} = 5V$.

Capacitance (TA = 25°C, F = 1MHz, VCC = 5.0V)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
$C_{I/O}$	Input/output capacitance	-	-	8	pF	Output voltage = 0V
C_{IN}	Input capacitance	-	-	10	pF	Input voltage = 0V


Note:

These parameters are sampled and not 100% tested.

3/10

AC Test Conditions

Parameter Parame	Test Conditions		
Input pulse levels	0V to 3.0V		
Input rise and fall times	5 ns		
Input and output timing reference levels	1.5 V (unless otherwise specified)		
Output load (including scope and jig)	See Figures 1 and 2		



0+5V
1.9KΩ
1.9KΩ
5pF

Figure 1. Output Load A


Figure 2. Output Load B

Read Cycle (TA = TOPR, VCCmin \leq VCC \leq VCCmax)


			70	-85/	-85N	-120/	-120N		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
t_{RC}	Read cycle time	70	-	85	-	120	-	ns	
t_{AA}	Address access time	-	70	-	85	-	120	ns	Output load A
tACE	Chip enable access time	-	70	-	85	-	120	ns	Output load A
toE	Output enable to output valid	-	35		45	-	60	ns	Output load A
tclz	Chip enable to output in low Z	5	-	5	-	5	-	ns	Output load B
tolz	Output enable to output in low Z	5	-	0		0	-	ns	Output load B
tcHZ	Chip disable to output in high Z	0	25	0	35	0	45	ns	Output load B
tonz	Output disable to output in high Z	0	25	0	25	0	35	ns	Output load B
toH	Output hold from address change	10	-	10	-	10	-	ns	Output load A

6

Read Cycle No. 1 (Address Access) 1,2




Read Cycle No. 2 (CE Access) 1,3,4



RC-2

BC-1

Read Cycle No. 3 (OE Access) 1,5



RC-3

Notes:

- 1. WE is held high for a read cycle.
- 2. Device is continuously selected: $\overline{CE} = \overline{OE} = V_{IL}$.
- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ transition low.
- 4. $\overline{OE} = V_{IL}$
- 5. Device is continuously selected: $\overline{CE} = V_{IL}$.

Nov. 1997 D

5/10


Write Cycle (TA = TOPR, VCCmin \leq VCC \leq VCCmax)

		-	70	-85/	-85N	-120/	-120N		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units	Conditions/Notes
tw_C	Write cycle time	70	-	85	-	120	-	ns	
tcw	Chip enable to end of write	65	-	75	-	100	-	ns	(1)
t _{AW}	Address valid to end of write	65	-	75	-	100	-	ns	(1)
$\mathbf{t}_{ ext{AS}}$	Address setup time	0	-	0	-	0	-	ns	Measured from address valid to beginning of write. (2)
t_{WP}	Write pulse width	55	_	65	_	85	_	ns	Measured from begin- ning of write to end of write. (1)
tw _{R1}	Write recovery time (write cycle 1)	5		5	-	5	-	ns	Measured from WE go- ing high to end of write cycle. (3)
${ m t_{WR2}}$	Write recovery time (write cycle 2)	15	-	15		15	-	ns	Measured from \overline{CE} going high to end of write cycle. (3)
t_{DW}	Data valid to end of write	30	-	35	_	45	_	ns	Measured to first low- to-high transition of ei- ther CE or WE.
t _{DH1}	Data hold time (write cycle 1)	0	_	0	- Andrews of the Control of the Cont	0	_	ns	Measured from WE going high to end of write cycle. (4)
$ m t_{DH2}$	Data hold time (write cycle 2)	10		10	_	10	-	ns	Measured from \overline{CE} going high to end of write cycle. (4)
twz	Write enabled to output in high Z	0	25	0	30	0	40	ns	I/O pins are in output state. (5)
tow	Output active from end of write	5		0	-	0	-	ns	I/O pins are in output state. (5)


Notes:

- 1. A write ends at the earlier transition of \overline{CE} going high and \overline{WE} going high.
- 2. A write occurs during the overlap of a low \overline{CE} and a low \overline{WE} . A write begins at the later transition of \overline{CE} going low and \overline{WE} going low.
- 3. Either twR1 or twR2 must be met.
- 4. Either tDH1 or tDH2 must be met.
- 5. If \overline{CE} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain in high-impedance state.

Write Cycle No. 1 (WE-Controlled) 1,2,3



Write Cycle No. 2 (CE-Controlled) 1,2,3,4,5



Notes:

- 1. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be high during address transition.
- 2. Because I/O may be active $(\overline{OE}\ low)$ during this period, data input signals of opposite polarity to the outputs must not be applied.
- 3. If OE is high, the I/O pins remain in a state of high impedance.
- 4. Either twR1 or twR2 must be met.
- 5. Either t_{DH1} or t_{DH2} must be met.

Nov. 1997 D

7/10

Power-Down/Power-Up Cycle (TA = TOPR)


Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
tpF	V _{CC} slew, 4.75 to 4.25 V	300	-	-	μs	
t_{FS}	V _{CC} slew, 4.25 to V _{SO}	10	-	-	μs	
tpu	V _{CC} slew, V _{SO} to V _{PFD} (max.)	0	-	-	μs	
${ m t_{CER}}$	Chip enable recovery time	40	80	120	ms	Time during which SRAM is write-protected after V _{CC} passes V _{PFD} on power-up.
tor	Data-retention time in absence of $V_{\rm CC}$	10	-	-	years	$T_A = 25^{\circ}C.(2)$
twpr	Write-protect time	40	100	150	μs	Delay after V _{CC} slews down past V _{PFD} before SRAM is write- protected.

Notes:

- 1. Typical values indicate operation at $T_A = 25$ °C, $V_{CC} = 5$ V.
- 2. Batteries are disconnected from circuit until after V_{CC} is applied for the first time. t_{DR} is the accumulated time in absence of power beginning when power is first applied to the device.

Caution: Negative undershoots below the absolute maximum rating of -0.3V in battery-backup mode may affect data integrity.

Power-Down/Power-Up Timing



PD-B

8/10

Nov. 1997 D

Data Sheet Revision History

Change No.	Page No.	Description	Nature of Change
1	3	I _{CC} test conditions	Clarification
2	1, 2, 3, 4, 7, 8, 10	bq4015MA part	Addition
3	2, 10	Added industrial temperature range	Addition
4	1, 3, 10	Removed MB package selection	Deletion

Notes:


Change 1 = Sept. 1992 B changes from Sept. 1990 A.

Change 2 = Nov. 1993 C changes from Sept. 1992 B.

Change 3 = June 1995 C changes from Nov. 1993 C.

Change 4 = Nov. 1997 D changes from June 1995 C.

Ordering Information



*Note:

Only 10% supply "Y" version is available in industrial temperature range; contact factory for speed grade availability.