High performance 256K×8 3V CMOS (Lan ) FPRON




#### Preliminary information


#### Features

- Organization: 256K×8
- Sector architecture
  - One 16K; two 8K; one 32K; and three 64K byte sectors
  - Boot code sector architecture—T (top) or B (bottom)
  - Erase any combination of sectors or full chip
- Single 2.7-3.6V power supply for read/write operations
- Sector protection
- High speed 80/100/120/150 ns address access time
- · Automated on-chip programming algorithm
  - Automatically programs/verifies data at specified address
- · Automated on-chip erase algorithm
  - Automatically preprograms/erases chip or specified sectors
- 10,000 write/erase cycle endurance
- Hardware RESET pin
  - Resets internal state machine to read mode
- Erase suspend/resume
  - Supports reading data from or programming data to a sector not being erased

- · Low power consumption
  - 10 mA maximum read current
  - 30 mA typical program current
  - 1 µA typical standby current
  - 1 µA typical automatic sleep mode current
- JEDEC standard software, packages and pinouts
  - 40-pin TSOP
  - 32-pin TSOP
  - 32-pin PDIP
- 32-pin PLCC
- Detection of program/erase cycle completion
  - DQ7 DATA polling
  - DQ6 toggle bit
  - DQ2 toggle bit
- RY/BY output (only with 40-pin TSOP)
- Low V<sub>CC</sub> write lock-out below 1.5V

#### Pin arrangement





## Selection guide

•		29LV002-80	29LV002-100	29LV002-120	29LV002-150	Unit
Maximum access time	t <sub>AA</sub>	80	100	120	150	ns
Maximum chip enable access time	t <sub>CE</sub>	80	100	120	150	ns
Maximum output enable access time	t <sub>OE</sub>	30	40	50	50	ns



#### Functional description

The AS29LV002 is a 2 megabit, 3.0 volt only Flash memory organized as 256K bytes of 8 bits each. For flexible erase and program capability, the 2 megabits of data is divided into 7 sectors: one 16K byte, two 8K byte, one 32K byte, and three 64K bytes. The data appears on DQ0-DQ7. The AS29LV002 is offered in JEDEC standard 40- and 32-pin TSOP, 32-pin PDIP, and 32-pin PLCC packages. This device is designed to be programmed and erased in-sytem with a single 3.0V V<sub>CC</sub> supply. The device can also be reprogrammed in standard EPROM programmers.

The AS29LV002 offers access times of 80/100/120/150 ns, allowing 0-wait state operation of high speed microprocessors. To eliminate bus contention the device has separate chip enable  $(\overline{CE})$ , write enable  $(\overline{CE})$ , and output enable  $(\overline{CE})$  controls.

The AS29IV002 is fully compatible with the JEDEC single power supply Flash standard. Write commands to the command register using standard microprocessor write timings. An internal state-machine uses register contents to control the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Read data from the device in the same manner as other Flash or EPROM devices. Use the program command sequence to invoke the automated on-chip programming algorithm that automatically times the program pulse widths and verifies proper cell margin. Use the erase command sequence to invoke the automated on-chip erase algorithm that preprograms the sector if it is not already programmed before executing the erase operation, times the erase pulse widths, and verifies proper cell margin.

Boot sector architecture enables the device to boot from either the top (AS29LV002T) or bottom (AS29LV002B) sector. Sector erase architecture allows specified sectors of memory to be erased and reprogrammed without altering data in other sectors. A sector typically erases and verifies within 1.5 seconds. Hardware sector protection disables both program and erase operations in all or any combination of the seven sectors. The device provides background erase with Erase Suspend, which puts erase operations on hold to read data from a sector that is not being erased. The chip erase command will automatically erase all unprotected sectors.

A factory shipped AS29LV002 is fully erased (all bits = 1). The programming operation sets bits to 0. Data is programmed into the array one byte at a time in any sequence and across sector boundaries. A sector must be erased to change bits from 0 to 1. Erase returns all bytes in a sector to the erased state (all bits = 1). Each sector is erased individually with no effect on other sectors.


The device features single 3.0V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low  $V_{CC}$  detector automatically inhibits write operations during power transitions. The RY/ $\overline{BY}$  pin,  $\overline{DATA}$  polling of DQ7 or toggle bit (DQ6) may be used to detect end of program or erase operations. The device automatically resets to the read mode after program/erase operations are completed.

The AS29LV002 resists accidental erasure or spurious programming signals resulting from power transitions. Control register architecture permits alteration of memory contents only after successful completion of specific command sequences. During power up, the device is set to read mode with all program/erase commands disabled when  $V_{CC}$  is less than  $V_{LKO}$  (lockout voltage). The command registers are not affected by noise pulses of less than 5 ns on  $\overline{OE}$ ,  $\overline{CE}$ , or  $\overline{WE}$ .  $\overline{CE}$  and  $\overline{WE}$  must be logical zero and  $\overline{OE}$  a logical one to initiate write commands.

When the device's hardware RESET pin is driven low, any program/erase operation in progress will be terminated and the internal state machine will be reset to read mode. If the RESET pin is tied to the system reset circuitry and a system reset occurs during an automated on-chip program/erase algorithm, data in address locations being operated on will become corrupted and require rewriting. Resetting the device enables the system's microprocessor to read boot-up firmware from the Flash memory.

The AS29LV002 uses Fowler-Nordheim tunnelling to electrically erase all bits within a sector simultaneously. Bytes are programmed one at a time using EPROM programming mechanism of hot electron injection.

#### Logic block diagram





### Flexible sector architecture

	m boot sector architecture (AS2	/9tV(H)/6	1
--	---------------------------------	-----------	---

Sector		Size (Kbytes)
0	00000h-03FFFh	16
1	04000h-05FFFh	8
2	06000h-07FFFh	8
3	08000h-0FFFFh	32
4	10000h-1FFFFh	64
5	20000h-2FFFFh	64
6	30000h-3FFFFh	64

#### Top boot sector architecture (AS29LV002T)

	Size (Kbytes)
00000h-0FFFFh	64
10000h-1FFFFh	64
20000h-2FFFFh	64
30000h-37FFFh	32
38000h-39FFFh	8
3A000h-3BFFFh	8
3C000h-3FFFFh	16

#### ID Sector address table

#### Bottom boot sector address (AS29LV002B)

Sector		A17	A16	A15	A14	A13
0	_	0	0	0	0	х
1		0	0	0	1	0
2		0	0	0	1	1
3		0	0	1	X	Х
4		0	1	Х	Х	Х
5		1	0	x	х	х
6		1	1	Х	Х	Х

#### Top boot sector address (AS29LV002T)

A17	A16	A15	A14	A13
0	0	X	X	х
0	1	х	Х	Х
1	0	Х	Х	Х
1	1	0	Х	х
1	1	1	0	0
1	1	1	0	1
1	1	1	1	Х

# Operating modes

Mode	CE	ŌĒ	WE	<b>A</b> 0	<i>A</i> 1	A6	A9	RESET	DQ
ID read MFR code	L	L	Н	L	L	L	$v_{\text{1D}}$	Н	Code
ID read device code	L	L	Н	Н	L	L	$v_{\rm 1D}$	Н	Code
Read	L	L	Н	A0	A1	A6	A9	Н	D <sub>OUT</sub>
Standby	Н	X	х	х	Х	Х	X	Н	High Z
Output disable	L	Н	Н	Х	Х	х	Х	Н	High Z
Write	L	Н	L	A0	A1	A6	A9	Н	D <sub>IN</sub>
Enable sector protect	L	$v_{ID}$	Pulse/L	L	Н	L	$v_{\rm ID}$	Н	X
Sector unprotect	L	$v_{\mathrm{ID}}$	Pulse/L	L	Н	Н	$v_{lD}$	Н	x
Verify sector protect	L	L	Н	L	Н	L	$v_{ID}$	Н	Code
Temporary sector unprotect	Х	х	Х	х	х	х	Х	$v_{\text{ID}}$	х
Hardware reset	Х	х	X	Х	Х	X	X	L	High Z

L = Low (<V $_{IL}$ ); H = High (>V $_{IH}$ ); V $_{ID}$  = 10.0  $\pm$  1.0V; X = Don't care.



#### Mode definitions

Item	Description
ID MFR code, device code	Selected by A9 = $V_{ID}(9.0-11.0V)$ , $\overline{CE} = \overline{OE} = A1 = A6 = L$ , enabling outputs. When A0 is low $(V_{IL})$ the output data = 52h, a unique Mfr. code for Alliance Semiconductor Flash products. When A0 is high $(V_{IH})$ , $D_{OUT}$ represents the device code for the 29LV002.
Read mode	Selected with $\overline{CE} = \overline{OE} = L$ , $\overline{WE} = H$ . Data is valid in $t_{ACC}$ time after addresses are stable, $t_{CE}$ after $\overline{CE}$ is low and $t_{OE}$ after $\overline{OE}$ is low.
Standby	Selected with $\overline{\text{CE}} = \text{H}$ . Part is powered down, and $I_{CC}$ reduced to <1.0 $\mu\text{A}$ when $\overline{\text{CE}} = V_{CC} \pm 0.3V = \overline{\text{RESET}}$ . If activated during an automated on-chip algorithm, the device completes the operation before entering standby.
Output disable	Part remains powered up; but outputs disabled with OE pulled high.
Write	Selected with $\overline{CE} = \overline{WE} = L$ , $\overline{OE} = H$ . Accomplish all Flash erasure and programming through the command register. Contents of command register serve as inputs to the internal state machine. Address latching occurs on the falling edge of $\overline{WE}$ or $\overline{CE}$ , whichever occurs later. Data latching occurs on the rising edge $\overline{WE}$ or $\overline{CE}$ , whichever occurs first. Filters on $\overline{WE}$ prevent spurious noise events from appearing as write commands.
Enable sector protect	Hardware protection circuitry implemented with external programming equipment causes the device to disable program and erase operations for specified sectors.
Sector unprotect	Disables sector protection for all sectors using external programming equipment. All sectors must be protected prior to sector unprotection.
Verify sector protect	Verifies write protection for sector. Sectors are protected from program/erase operations on commercial programming equipment. Determine if sector protection exists in a system by writing the ID read command sequence and reading location XXX02h, where address bits A13-17 select the defined sector addresses. A logical 1 on DQ0 indicates a protected sector; a logical 0 indicates an unprotected sector.
Temporary sector unprotect	Temporarily disables sector protection for in-system data changes to protected sectors. Apply $+10V$ to RESET to activate temporary sector unprotect mode. During temporary sector unprotect mode, program protected sectors by selecting the appropriate sector address. All protected sectors revert to protected state on removal of $+10V$ from RESET.
RESET	Resets the write and erase state machine to read mode. If device is programming or erasing when $\overline{\text{RESET}} = L$ , data may be corrupted.
Deep power down	Hold RESET low to enter deep power down mode (1 µA). Recovery time to start of first read cycle is 50ns.
Automatic sleep mode	Enabled automatically when addresses remain stable for 300ns. Typical current draw is 1 μA. Existing data is available to the system during this mode. If an address is changed, automatic sleep mode is disabled and new data is returned within standard access times.

### READ codes

Mode		A17-A13	A6	A1	A0	Code
MFR code (Alliance Semiconductor)		X	L	L	L	52h
	Top boot	X	L	L	Н	40h
Device code	Bottom boot	X	L	L.	Н	C2h
Sector protection		Sector address	1.	Н	L	01h protected 00h unprotected

Key:  $L = Low (\langle V_{IL} \rangle; H = High (\langle V_{IH} \rangle; X = Don't care.$ 



Write operation statu	S						
	Status	DQ7	DQ6	DQ5	DQ3	DQ2	$RY/\overline{BY}$
Standard mode	Auto programming	DQ7	Toggle	0	N/A	No toggle	0
Standard mode	Program/erase in auto erase	0	Toggle	0	1	Toggle <sup>†</sup>	0
	Read erasing sector	1	No toggle	0	N/A	Toggle	1
Erase suspend mode	Read non-erasing sector	Data	Data	Data	Data	Data	1
	Program in erase suspend	<del>D</del> Q7	Toggle	0	N/A	Toggle <sup>†</sup>	0
	Auto programming	<del>D</del> Q7	Toggle	1	N/A	No toggle	1
Exceeded time limits	Program/erase in auto erase	0	Toggle	1	N/A	Toggle†	1
	Program in erase suspend (non-erase suspended sector)	DQ7	Toggle	1	N/A	No toggle	1

TDQ2 toggles when the read address applied points to a sector which is undergoing erase, suspended erase, or a failure to erase.

### Command definitions

Item	Description
Reset/Read	Initiate read or reset operations by writing the Read/Reset command sequence into the command register. This allows the microprocessor to retrieve data from the memory. Device remains in read mode until command register contents are altered.
	Device automatically powers up in read/reset state. This feature allows only reads, therefore ensuring no spurious memory content alterations during power up.
	AS29LV002 provides manufacturer and device codes in two ways. External PROM programmers typically access the device codes by driving +10V on A9. AS29LV002 also contains an ID read command to read the device code with only +3V, since multiplexing +10V on address lines is generally undesirable.
ID Read	Initiate device ID read by writing the ID Read command sequence into the command register. Follow with a read sequence from address XX00h to return MFG code. Follow ID read command sequence with a read sequence from address XX01h to return device code.
	To verify write protect status on sectors, read address XX02h. Sector addresses A17-A13 produce a 1 on DQ0 for protected sector and a 0 for unprotected sector.
	Exit from ID read mode with Read/Reset command sequence.
Hardware reset	Holding $\overline{\text{RESET}}$ low for 500 ns resets the device, terminating any operation in progress; data handled in the operation is corrupted. The internal state machine resets 10 $\mu$ s after $\overline{\text{RESET}}$ is driven low. RY/ $\overline{\text{BY}}$ remains low until internal state machine resets. After $\overline{\text{RESET}}$ is set high, there is a delay of 50 ns for the device to permit read operations.



Item	Description
	Programming the AS29LV002 is a four bus cycle operation performed on a byte-by-byte basis. Two unlock write cycles precede the Program Setup command and program data write cycle. Upon execution of the program command, no additional CPU controls or timings are necessary. Addresses are latched on the falling edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ (whichever is last); data is latched on the rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ , (whichever is first). The AS29LV002's automated on-chip program algorithm provides adequate internally-generated programming pulses and verifies the programmed cell margin.
Byte Programming	Check programming status by sampling data on the RY/ $\overline{BY}$ pin, or either the $\overline{DATA}$ polling (DQ7) or toggle bit (DQ6) at the program address location. The programming operation is complete if DQ7 returns equivalent data, if DQ6 = no toggle, or if RY/ $\overline{BY}$ pin = high.
	The AS29LV002 ignores commands written during programming. A hardware reset occurring during programming may corrupt the data at the programmed location.
	AS29LV002 allows programming in any sequence and across any sector boundary. Changing data from 0 to 1 requires an erase operation. Attempting to program data 0 to 1 results in either DQ5 = 1 (exceeded programming time limits); reading this data after a read/reset operation returns a 0. When programming time limit is exceeded, DQ5 reads high, and DQ6 continues to toggle. In this state, a reset command returns the device to read mode.
<u>-</u>	Chip erase requires six bus cycles: two unlock write cycles; a setup command, two additional unlock write cycles; and finally the Chip Erase command.
Chip Erase	Chip erase does not require logical 0s written prior to erasure. When the automated on-chip erase algorithm is invoked with the Chip Erase command sequence, AS29IV002 automatically programs and verifies the entire memory array for an all-zero pattern prior to erase. The AS29IV002 returns to read mode upon completion of chip erase unless DQ5 is set high as a result of exceeding time limit.
	Sector erase requires six bus cycles: two unlock write cycles, a setup command, two additional unlock write cycles, and finally the Sector Erase command. Determine the sector to be erased by addressing any location in the sector. This address is latched on the falling edge of $\overline{WE}$ ; the command, 30h is latched on the rising edge of $\overline{WE}$ . The sector erase operation begins after a sector erase time-out.
Sector Erase	To erase multiple sectors, write the sector erase command to each of the addresses of sectors to erase after following the six bus cycle operation above. Timing between writes of additional sectors must be less than the erase time-out period, or the AS29LV002 ignores the command and erasure begins. During the time-out period, any falling edge of WE resets the time-out. Any command (other than Sector Erase or Erase Suspend) during time-out resets the AS29LV002 to read mode, and the device ignores the sector erase command string. Erase such ignored sectors by restarting the Sector Erase command on the ignored sectors.
	The entire array need not be written with 0s prior to erasure. AS29LV002 writes 0s to the entire sector prior to electrical erase; writing of 0s affects only selected sectors, leaving non-selected sectors unaffected. AS29LV002 requires no CPU control or timing signals during sector erase operations.
	Automatic sector erase begins after sector erase time-out from the last rising edge of $\overline{\text{WE}}$ from the sector erase command stream and ends when the $\overline{\text{DATA}}$ polling (DQ7) is logical 1. $\overline{\text{DATA}}$ polling address must be performed on addresses that fall within the sectors being erased. AS29LV002 returns to read mode after sector erase unless DQ5 is set high by exceeding the time limit.



Item	Description
	Erase Suspend allows interruption of sector erase operations to read data from or program data to a sector not being erased. Erase suspend applies only during sector erase operations, including the time-out period. Writing an Erase Suspend command during sector erase time-out results in immediate termination of the time-out period and suspension of erase operation.
	AS29IV002 ignores any commands during erase suspend other than Read/Reset, Program or Erase Resume commands. Writing the Erase Resume Command continues erase operations. Addresses are Don't Care when writing Erase Suspend or Erase Resume commands.
Erase Suspend	AS29LV002 takes less than 10 ns to suspend erase operations after receiving Erase Suspend command. To determine completion of erase suspend, either check DQ6 after selecting an address of a sector not being erased, or poll RY/ $\overline{\text{BY}}$ . Check DQ2 in conjunction with DQ6 to determine if a sector is being erased. AS29LV002 ignores redundant writes of Erase Suspend.
	While in erase-suspend mode, AS29LV002 allows reading data (erase-suspend-read mode) from or programming data (erase-suspend-program mode) to any sector not undergoing sector erase; these operations are treated as standard read or standard programming mode. AS29LV002 defaults to erase-suspend-read mode while an erase operation has been suspended.
	Write the Resume command 30h to continue operation of sector erase. AS29LV002 ignores redundant writes of the Resume command. AS29LV002 permits multiple suspend/resume operations during sector erase.
Sector Protect	When attempting to write to a protected sector, $\overline{DATA}$ polling and Toggle Bit 1 (DQ6) are activated for about <1 $\mu$ s. When attempting to erase a protected sector, $\overline{DATA}$ polling and Toggle Bit 1 (DQ6) are activated for about <5 $\mu$ s. In both cases, the device returns to read mode without altering the specified sectors.
Ready/Busy (only for 40-pin TSOP)	RY/ $\overline{BY}$ indicates whether an automated on-chip algorithm is in progress (RY/ $\overline{BY}$ = low) or completed (RY/ $\overline{BY}$ = high). The device does not accept Program/Erase commands when RY/ $\overline{BY}$ = low. RY/ $\overline{BY}$ = high when device is in erase suspend mode. RY/ $\overline{BY}$ = high when device exceeds time limit, indicating that a program or erase operation has failed. RY/ $\overline{BY}$ is an open drain output, enabling multiple RY/ $\overline{BY}$ pins to be tied in parallel with a pull up resistor to $V_{CC}$ .
Status operations	
DATA polling (DQ7)	Only active during automated on-chip algorithms or sector erase time outs. DQ7 reflects complement of data last written when read during the automated on-chip algorithm (0 during erase algorithm); reflects true data when read after completion of an automated on-chip algorithm (1 after completion of erase agorithm).
Toggle bit 1 (DQ6)	Active during automated on-chip algorithms or sector erase time outs. DQ6 toggles when $\overline{\text{CE}}$ or $\overline{\text{OE}}$ toggles, or an Erase Resume command is invoked. DQ6 is valid after the rising edge of the fourth pulse of $\overline{\text{WE}}$ during programming; after the rising edge of the sixth $\overline{\text{WE}}$ pulse during chip erase; after the last rising edge of the sector erase $\overline{\text{WE}}$ pulse for sector erase. For protected sectors, DQ6 toggles for <1 $\mu$ s during program mode writes, and <5 $\mu$ s during erase (if all selected sectors are protected).
Exceeding time limit (DQ5)	Indicates unsuccessful completion of program/erase operation (DQ5 = 1). $\overline{DATA}$ polling remains active. If DQ5 = 1 during chip erase, all or some sectors are defective; during byte programming or sector erase, the sector is defective (in this case, reset the device and execute a program or erase command sequence to continue working with functional sectors). Attempting to program 0 to 1 will set DQ5 = 1.



Sector erase timer (DQ3)

Checks whether sector erase timer window is open. If DQ3 = 1, erase is in progress; no commands will be accepted. If DQ3 = 0, the device will accept sector erase commands. Check DQ3 before and after each sector erase command to verify that the command was accepted.

During sector erase, DQ2 toggles with  $\overline{OE}$  or  $\overline{CE}$  only during an attempt to read a sector being erased. During chip erase, DQ2 toggles with  $\overline{OE}$  or  $\overline{CE}$  for all addresses. If DQ5 = 1, DQ2 toggles only at sector addresses where failure occurred, and will not toggle at other sector addresses. Use DQ2 in conjunction with DQ6 to determine whether device is in auto erase or erase suspend mode.

#### Command format

Toggle bit 2 (DQ2)

Communa ion	Required	1st bu	s cycle	2nd bu	ıs cycle	3rd bu	s cycle	4th bu	s cycle	5th bu	s cycle	6th bu	cycle
Command sequence	bus write cycles	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
Reset / Read	1	хххь	FOh	Read Address	Read Data								
Reset / Read	3	555h	AAh	2.A.Ah	55h	555h	FOh	Read Address	Read Data				
Autoselect ID Read	3							00h MFR code	52h				
top boot		1						011	40h				
bottom boot		555h	AAh	2.AAh	55h	555h	90h	01h Device code	C2h				
_								XXX02h Sector protection	01h = p 00h = c	protected improtected	_		
Program	4	555h	AAh	2.A.A.b	55h	555h	AOh	Program Address	Program Data				
Chip Erase	6	555h	AAh	2.A.A.h	55h	555h	80h	555h	AAh	2.AAh	55h	555h	10h
Sector Erase	6	555h	AAb	2.A.A.h	55h	55 <b>S</b> h	80h	555b	AAh	2.A.A.h	55h	Sector Address	30h
Sector Erase Suspend	1	XXXh	BOh										
Sector Erase Resume	1	XXXII	30h										


Bus operations defined in "Mode definitions," on page 4.

<sup>2</sup> Reading from non-erasing sectors allowed in Erase Suspend mode.


<sup>3</sup> Address bit A11-A17 = X = Don't Care for all address commands except Program Address and Sector Address.



# Automated on-chip programming algorithm




# Automated on-chip erase algorithm



<sup>&</sup>lt;sup>†</sup> The system software should check the status of DQ3 prior to and following each subsequent sector erase command to ensure command completion. The device may not have accepted the command if DQ3 is high on second status check.




### DATA polling algorithm



- † VA = Byte address for programming. VA = any of the sector addresses within the sector being erased during Sector Erase. VA = valid address equals any non-protected sector group address during Chip Erase.
- DQ7 rechecked even if DQ5 = 1 because DQ5 and DQ7 may not change simultaneously.

# Toggle bit algorithm



†DQ6 rechecked even if DQ5 = 1 because DQ6 may stop toggling when DQ5 changes to 1.



Parameter         Symbol         Test conditions         Min         Max           Input load current $I_{LI}$ $V_{IN} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC MAX}$ - $\pm 1$ A9 Input load current $I_{LIT}$ $V_{CC} = V_{CC MAX}$ , A9 = 10V         35	2.7–3.6V <u>Unit</u> μΑ  μΑ  μΑ
Input load current $I_{LI}$ $V_{IN} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC MAX}$ - $\pm 1$ A9 Input load current $I_{LIT}$ $V_{CC} = V_{CC MAX}$ , A9 = 10V 35	μA μA
A9 Input load current $I_{LIT}$ $V_{CC} = V_{CC \text{ MAX}}$ , A9 = 10V 35	μА
di ce ce maximi i vi	<del></del>
Output leakage current	μА
Output leakage current $I_{LO}$ $V_{OUT} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC}$ MAX $\pm 1$	
Active current, read @ 6MHz <sup>1</sup> $I_{CC}$ $\overline{CE} = V_{IL}$ , $\overline{OE} = V_{IH}$ - 20	mA
Active current, program/erase <sup>2</sup> $I_{CC2}$ $\overline{CE} = V_{IL}$ , $\overline{OE} = V_{IH}$ 35	mA
Standby current $I_{SB3}$ $\frac{V_{CC} = V_{CCMAX}, \overline{CE} = V_{CC} \pm 0.3V,}{RESET} = V_{CC} \pm 0.3V$ 5	μА
Deep power down current <sup>3</sup> $I_{SB4}$ $\overline{RESET} = V_{SS} \pm 0.3V$ 5	μА
Input low voltage V <sub>IL</sub> -0.5 0.8	v
Input high voltage $V_{IH}$ 0.7× $V_{CC}$ $V_{CC} + 0.3$	v
Output low voltage $V_{OL}$ $I_{OL} = 4.0 \text{mA}, V_{CC} = V_{CC \text{ MIN}}$ - 0.45	v
Output high voltage $V_{OH}$ $I_{OH} = -2.0 \text{ mA}, V_{CC} = V_{CC \text{ MIN}}$ $0.85 \times V_{CC}$	v
Low V <sub>CC</sub> lock out voltage V <sub>LKO</sub> 1.5	v
Input HV select voltage V <sub>ID</sub> 9 11	v

The I<sub>CC</sub> current listed includes both the DC operating current and the frequency dependent component (@ 6 MHz). The frequency component typically is less than 2 mA/MHz with OE at V<sub>IH</sub>.


# Key to switching waveforms

Rising input


Falling input

Undefined output/don't care


# Maximum negative overshoot waveform



# Maximum positive overshoot waveform



### Input waveform and measurement levels



<sup>2</sup> I<sub>CC</sub> active while program or erase operations are in progress.


<sup>3</sup> Automatic sleep mode enables the deep power down mode when addresses are stable for 300 ns. Typical sleep mode current is 1 µA.



AC	parameters		read	cyc	le
----	------------	--	------	-----	----

JEDEC			-8	80	-1	00	-1	20	-1:	50	
Symbol	Std Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>AVAV</sub>	t <sub>RC</sub>	Read cycle time	80		100		120	+	150		ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address to output delay		80		100		120		150	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip enable to output		80		100	-	120	+	150	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output enable to output		30	-	40	-	50	-	50	ns
	t <sub>OES</sub>	Output enable setup time	0	-	0	-	0_	-	0		ns
t <sub>EHQZ</sub>	t <sub>DF</sub>	Chip enable to output High Z	-	20	-	30	-	30		35	ns
t <sub>GHQZ</sub>	t <sub>DF</sub>	Output enable to output High Z	-	20		30	-	30		35	ns
t <sub>AXQX</sub>	t <sub>OH</sub>	Output hold time from addresses, first occurrence of $\overline{CE}$ or $\overline{OE}$	0	~	0	-	0	-	0	-	ns
		Output enable hold time: Read	10	-	10		10		10	-	ns
	t <sub>OEH</sub>	Output enable hold time: Toggle and data polling	10	-	10	-	10	-	10	-	ns
t <sub>PHQV</sub>	t <sub>RH</sub>	RESET high to output delay	-	50		50		50		50	ns
	t <sub>READY</sub>	RESET pin low to read mode	-	10		10	-	10	-	10	μs
	t <sub>RP</sub>	RESET pulse	500	-	500		500		500	-	ns

# Read waveform






AC parar	neters w	rite cycle 1								WE c	ontrolled
JEDEC			-8	30	-1	00	-1	20	-1	50	
Symbol	Std Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>AVAV</sub>	t <sub>WC</sub>	Write cycle time	80	-	100	-	120	-	150	-	ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address setup time	0	-	0	-	0	-	0	-	ns
t <sub>WLAX</sub>	t <sub>AH</sub>	Address hold time	45	-	50	-	50	-	50	_	ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data setup time	30	-	50	-	50		50	-	ns
t <sub>WHDX</sub>	$t_{DH}$	Data hold time	0	-	0	-	0	-	0	-	ns
t <sub>GHWL</sub>	t <sub>GHWL</sub>	Read recover time before write	0	-	0		0	-	0	-	ns
t <sub>ELW1</sub>	t <sub>CS</sub>	CE setup time	0	-	0	-	0	-	0	-	ns
t <sub>WHEH</sub>	t <sub>CH</sub>	CE hold time	0	-	0	-	0	-	0	-	ns
twiwh	t <sub>WP</sub>	Write pulse width	40		50	-	50		50		ns
twHWL	t <sub>WPH</sub>	Write pulse width high	20	-	20	-	20	-	20		ns
twhwh1	twHwH1	Programming time <sup>†</sup>	10	-	10	-	10	-	10	-	μs
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Erase time <sup>†</sup>	0.5	-	0.5	-	0.5	-	0.5	-	sec

Note: Not 100% tested.

#### Write waveform 1

WE controlled






# AC parameters — write cycle 2

 $\overline{\text{CE}}$  controlled

IEDEC			-1	80	-1	00	-1	20	-1	50	
Symbol	Std Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>AVAV</sub>	twc	Write cycle time	80		100		120		150	**	ns
t <sub>AVEL</sub>	t <sub>AS</sub>	Address setup time	0	-	0	-	0		0	~	ns
t <sub>ELAX</sub>	t <sub>AH</sub>	Address hold time	45	-	50		50		50	-	ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data setup time	30	_	50	_	50	-	50	**	ns
t <sub>EHDX</sub>	t <sub>DH</sub>	Data hold time	0		0	-	0		0	-	ns
t <sub>GHEL</sub>	t <sub>GHEL</sub>	Read recover time before write	0	-	0	-	0	-	0		ns
twlel	t <sub>ws</sub>	WE setup time	0	-	0	-	0		0		ns
t <sub>EHWH</sub>	twH	WE hold time	0	-	0		0	-	0	-	ns
t <sub>ELEH</sub>	t <sub>CP</sub>	CE pulse width	40		50	-	50		50	-	ns
t <sub>EHEL</sub>	t <sub>CPH</sub>	CE pulse width high	20	-	20	_	20	-	20	-	ns
t <sub>WHWH1</sub>	twhwhi	Programming time	10	-	10	-	10	-	10	-	μs
twhwh2	t <sub>WHWH2</sub>	Erase time	0.5	-	0.5	_	0.5	-	0.5	_	sec

### Write waveform 2

CE controlled







# AC parameters — temporary sector unprotect

JEDEC			8	30	-1	00	-1	20	-1	50	
Symbol	Std Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	t <sub>VIDR</sub>	V <sub>ID</sub> rise and fall time	500	-	500	-	500	_	500	-	ns
	t <sub>RSP</sub>	RESET setup time for temporary sector unprotect	4	-	4		4	-	4	-	μs

# Temporary sector unprotect waveform



### Erase waveform







# AC parameters — $\overline{\text{RESET}}$

[EDEC			8	30	-1	00	-1	20	-1	50	
Symbol	Std Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	t <sub>RP</sub>	RESET pulse	500	_	500	_	500		500		ns
	t <sub>RH</sub>	RESET High time before Read	-	50	-	50	-	50	-	50	ns
	t <sub>READY</sub>	RESET Low to Read mode	-	10		10	-	10	-	10	μs


# **RESET** waveform




## RY/BY waveform




# DATA polling waveform










# Erase and programming performance

	Limits		
Min	Typical	Max	— Unit
_	1.5	_	sec
_	10	_	μs
_	1	240	sec
_	_	10,000	cycles
		Min Typical - 1.5	Min         Typical         Max           -         1.5         -           -         10         -           -         1         240

### AC test conditions





Recommende	d o	perating	g cond	litions
------------	-----	----------	--------	---------

Parameter	Symbol	Min	Max	Unit
	v <sub>cc</sub>	+2.7	+3.6	v
Supply voltage	V <sub>SS</sub>	0	0	v
	V <sub>IH</sub>	1.9	V <sub>CC</sub> + 0.3	v
Input voltage	$v_{iL}$	-0.5	0.8	v

#### Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit	
Input voltage (Input or DQ pin)	V <sub>IN</sub>	-0.5	V <sub>CC</sub> + 0.5	v	
Input voltage (A9 pin, OE, RESET)	V <sub>IN</sub>	-0.5	+12.5	v	
Power supply voltage	v <sub>cc</sub>	-0.5	+4.0	V	
Operating temperature	T <sub>OPR</sub>	-55	+125	°C	
Storage temperature (plastic)	$T_{STG}$	65	+150	°C	
Short circuit output current	I <sub>OUT</sub>	-	150	mA	
Short circuit output current	001				

Stresses greater than those listed under Absolute Maximum Retings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Latchup tolerance

Parameter	Min	Max	Unit
Input voltage with respect to V <sub>SS</sub> on A9, $\overline{\text{OE}}$ , and $\overline{\text{RESET}}$ pin	-1.0	+12.0	v
Input voltage with respect to V <sub>SS</sub> on all DQ, address and control pins	-0.5	V <sub>CC</sub> +0.5	v
Current	-100	+100	mA

Includes all pins except  $V_{CC}$ . Test conditions:  $V_{CC} = 3.0V$ , one pin at a time.

# TSOP pin capacitance

Input capacitance	$V_{IN} = 0$	6	7.5	pF
	$V_{OUT} = 0$	8.5	12	pF
Control pin capacitance	$V_{IN} = 0$	8	10	μF
	Input capacitance Output capacitance Control pin capacitance	Output capacitance $V_{OUT} = 0$	Output capacitance $V_{OUT} = 0$ 8.5	Output capacitance V <sub>OUT</sub> = 0 8.5 12

### PLCC pin capacitance


Symbol	Parameter	Test setup	Тур	Max	Unit
	Input capacitance	$V_{IN} = 0$	6	7.5	pF
-	Output capacitance	$V_{OUT} = 0$	8.5	12	pF
C <sub>IN2</sub>	Control pin capacitance	$V_{IN} = 0$	7.5	9	pF




Data reten	

Parameter	Temp. (°C)	Min	Unit
Minimum nattorn data natantian time	150°	10	years
Minimum pattern data retention time	125°	20	years

### Package dimensions



	40-pin TSOP			
	Min (mm)	Max (mm)		
a		1.20		
b	0.120	0.134		
С	0.30	0.35		
d	18.20	18.60		
e	19.80	20.20		
f	9.8	10.2		
g	0.96	1.02		
h		0.5		
i	0.05	0.15		
	·	·····		



Max Max Α 0.210 Αl 0.010 0.054 0.048 В b 0.016 0.022 0.008 0.014 c D 1.660 E 0.590 0.610 E1 0.545 0.555 e 0.100 BSC eA 0.630 0.670 0.12 0.14 L

0°

15°

0.085


32-pin 600 mil


Dimensions in inches

α S



# Package dimensions (continued)s





	32-pin 15OP				
	min (mm)	max (mm)			
a		1.20			
b		0.25			
С	0.5	0.7			
d	0.1	0.21			
e	18.30	18.50			
f	19.80	20.20			
g	7.90	8.10			
h	0.95	1.05			
i	0.05	0.15			
j		0.50			

	32-pin PLCC		
	typical (inch)		
a	0.49		
Ъ	0.45		
С	0.59		
d	0.55		
e	0.51		
f	0.09		
8	0.14		
h	0.11		
i	0.41		
j	0.004		

JEDEC outline MS-016 AE

Coplanarity

 $0.450 \text{ in.} \times 0.550 \text{ in.}$ Body size

Package thickness 0.110 in. Board standoff 0.020 in. (min) 0.050 in. Lead pitch 0.004 in. (max)

# AS29LV002 ordering codes

Package \ Access time	80 ns	100 ns	120 ns	150 ns
TTOD 10.120	AS29LV002B-80TC	AS29LV002B-100TC AS29LV002B-100TI	AS29LV002B-120TC AS29LV002B-120TI	AS29LV002B-150TC AS29LV002B-150TI
TSOP, 10×20 mm, 40-pin	AS291V002T-80TC	AS29LV002T-100TC AS29LV002T-100TI	AS29LV002T-120TC AS29LV002T-120TI	AS29LV002T-150TC AS29LV002T-150TI
TSOP, 8×20 mm, 32-pin	AS29LV002B-80T1C	AS29LV002B-100T1C AS29LV002B-100T11	AS29LV002B-120T1C AS29LV002B-120T1I	AS29LV002B-150T1C AS29LV002B-150T11
	AS29LV002T1-80T1C	AS29LV002T1-100T1C AS29LV002T1-100T1I	AS29LV002T1-120T1C AS29LV002T1-120T1I	AS29LV002T1-150T1C AS29LV002T1-150T11
	AS29LV002B-80PC	AS29LV002B-100PC AS29LV002B-100PI	AS29LV002B-120PC AS29LV002B-120PI	AS29LV002B-150PC AS29LV002B-150PI
PDIP, 600 mil wide, 32-pin	AS29LV002T-80PC	AS29LV002T-100PC AS29LV002T-100PI	AS29LV002T-120PC AS29LV002T-120PI	AS29LV002T-150PC AS29LV002T-150Pl
	AS29LV002B-80LC	AS29LV002B-100LC AS29LV002B-100LI	AS29LV002B-120LC AS29LV002B-120LI	AS29LV002B-150LC AS29LV002B-150LI
PLCC, 0.55''×0.45'', 32-pin	AS29LV002T-80LC	AS29LV002T-100LC AS29LV002T-100LI	AS29LV002T-120LC AS29LV002T-120LI	AS29LV002T-150LC AS29LV002T-150LI

# AS29LV002 part numbering system

A\$29	Х	002	Х	-XXX	Х		_c
Flash EEPROM prefix	F = 5V LV = 3V LL = 2.5V	Device number	B (bottom) or T (top) boot block	Address access time	Package: T L T1 P	= 40-pin TSOP = 32-pin PLCC = 32-pin TSOP = 32-pin PDIP	Temperature range  C = Commercial, 0°C to 70 °C  1 = Industrial, -40°C to 85°C