


SANYO Semiconductors

DATA SHEET


LV23100T-A
Bi-CMOS IC
For Portable Audio System
1-chip Tuner IC
Incorporating PLL

Overview

The LV23100T-A is a one-chip tuner IC incorporating PLL for portable audio system.

Functions

- FM tuner
- MPX stereo decoder
- PLL frequency synthesizer

Specifications

Maximum Ratings at Ta = 25 °C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max	V _{CC}	4.0	V
	V _{DD} max	V _{DD}	4.0	V
Maximum input voltage	V _{IN1} max	CE, CI, CL	6.0	V
	V _{IN2} max	XIN	V _{DD} +0.3	V
Allowable power dissipation	Pd max	Ta≤70°C	180	mW
Maximum output voltage	V _{O1} max	DO	6.0	V
	V _{O2} max	XOUT, PD	V _{DD} +0.3	V
	V _{O3} max	BO1, BO2, AOUT	12.0	V
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

Note : This product should be handled with care because the resistance against electrostatic discharge damage is low.

- CCB is a registered trademark of SANYO Electric Co., Ltd.
- CCB is SANYO Semiconductor's original bus format. All bus addresses are managed by SANYO Semiconductor for this format.

■ Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.

■ Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

SANYO Semiconductor Co., Ltd.

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

LV23100T-A

Operating Condition at Ta = 25 °C

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V _{CC}		3.0	V
	V _{DD}		3.0	V
Operating supply voltage range	V _{CC} op		2.2 to 3.6	V
	V _{DD} op		2.2 to 3.6	V

PLL block Allowable Operating Range at Ta = -20°C to +70°C, V_{SS} = 0V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply voltage	V _{DD}		2.2		3.6	V
Input high level voltage	V _{IH}	CE, CL, DI	0.7V _{DD}		6.0	V
Input low level voltage	V _{IL}	CE, CL, DI	0		0.3V _{DD}	-
Output voltage	V _{O1}	DO	0		6.0	V
	V _{O2}	BO1, BO2, AOUT	0		10	V
Operating frequency	f _{IN1}	XIN ; V _{IN1}		75		kHz
	f _{IN2}	FMIN ; V _{IN2}	10		160	MHz

Note : Due attention must be paid on leak because the XIN pin has an extremely high input impedance.

Operating Characteristics at Ta = 25°C, V_{CC} = V_{DD} = 3.0V, See the specified circuit.

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
[Current dissipation]						
FM tuner block	I _{CCFM}	No input in FM mode	9	12.5	16	mA
PLL block	I _{DDFM}	fr = 98MHz, No input at tuner	1	2	4	mA
[FM-FE characteristics] : fc = 98MHz, fm = 1kHz, dev = 22.5kHz						
3dB sensitivity	-3dBLS	V _{IN} = 60dBμV EMF reference, -3dB input		10		dBμV EMF
Actual sensitivity	QS	S/N = Input at S/N = 30dB		13		dBμV EMF
[FM-IF monaural characteristics] : fc = 10.7MHz, fm = 1kHz, dev = 75kHz						
Demodulation output	V _O	V _{IN} = 100dBμV	140	180	210	mVrms
3dB sensitivity	LS	V _{IN} = 100dBμV reference, -3dB input	26	31	36	dBμV
Signal-to-noise ratio	S/N	V _{IN} = 100dBμV	63	70		dB
IF count sensitivity	IF-C1	0%mod, SDC = 1	42	50	56	dBμV
Mute attenuation	MUTE	V _{IN} = 100dBμV, L output	55	60		dB
[FM-IF stereo characteristics] : fc = 10.7MHz, fm = 1kHz, dev = 75kHz (L+R = 90%, Pilot = 10%)						
Separation	SEP	V _{IN} = 100dBμV, L output/R output	25	40		dB
Total harmonic distortion	THD	V _{IN} = 100dBμV, MAIN-MOD		0.5	1.5	%

Continued on next page.

LV23100T-A

Continued from preceding page.


Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
[PLL characteristics]						
Internal return resistance	Rf	XIN		8		MΩ
Built-in output resistance	Rd	XOUT		250		kΩ
Hysteresis width	VHIS	CE, CL, DI		0.1VDD		V
Output high level voltage	VOH	PD ; IO = -1mA	VDD-1.0			V
Output low level voltage	VOL1	PD ; IO = 1mA			1.0	V
	VOL2	BO1, BO2 ; IO = 1mA			0.25	V
		BO1, BO2 ; IO = 5mA			1.25	V
	VOL3	DO ; IO = 1mA			0.25	V
	VOL4	AOUT ; IO = 1mA, AIN = 2.0V			0.5	V
Input high level current	IIH1	CE, CL, DI ; VI = 6.0V			5.0	μA
	IIH2	XIN ; VI = VDD	0.16		0.9	μA
	IIH3	AIN ; VI = 6.0V			200	nA
Input low level current	IIL1	CE, CL, DI ; VI = 0V			5.0	μA
	IIL2	XIN ; VI = 0V	0.16		0.9	μA
	IIL3	AIN ; VI = 0V			200	nA
Output off-leak current	IOFF1	BO1, AOUT, BO2 ; VO = 10V			5.0	μA
	IOFF2	DO ; VO = 6.0V			5.0	μA
"H" level 3-state off-leak current	IOFFH	PD ; VO = 6.0V		0.01	200	nA
"L" level 3-state off-leak current	IOFFL	PD ; VO = 0V		0.01	200	NA

Note: For the internal return resistance, internal output resistance, hysteresis width, and output low level voltage (V_{OL2}) described in the above PLL characteristics table, the reference value is shown.

Package Dimensions


unit : mm (typ)

3247A




Composition of DI control data (serial data input)

(1) IN mode



(2) IN2 mode



Description of DI control Data

No.	Control block data	Description	Related data																												
(1)	DO pin Control data DOC0 DOC1 DOC2	- Data to set the dividing number of programmable divider Binary value with P15 assumed to be MSB. LSB varies according to DVS and SNS. (* : don't care) <table><tr><th>DVS</th><th>SNS</th><th>LSB</th><th>set dividing number (N)</th><th>actual dividing number</th></tr><tr><td>1</td><td>*</td><td>P0</td><td>272 to 65535</td><td>Twice the set value</td></tr><tr><td>0</td><td>1</td><td>P0</td><td>272 to 65535</td><td>Set value</td></tr><tr><td>0</td><td>0</td><td>P4</td><td>4 to 4095</td><td>Set value</td></tr></table> * P0 to P3 invalid when LSB : P4 - To select the signal input (FMIN, AMIN) to the programmable divider and to change the input frequency range. (* : don't care) <table><tr><th>DVS</th><th>SNS</th><th>Input</th><th>Operation frequency range</th></tr><tr><td>1</td><td>*</td><td>FMIN</td><td>10 to 160MHz</td></tr></table>	DVS	SNS	LSB	set dividing number (N)	actual dividing number	1	*	P0	272 to 65535	Twice the set value	0	1	P0	272 to 65535	Set value	0	0	P4	4 to 4095	Set value	DVS	SNS	Input	Operation frequency range	1	*	FMIN	10 to 160MHz	
DVS	SNS	LSB	set dividing number (N)	actual dividing number																											
1	*	P0	272 to 65535	Twice the set value																											
0	1	P0	272 to 65535	Set value																											
0	0	P4	4 to 4095	Set value																											
DVS	SNS	Input	Operation frequency range																												
1	*	FMIN	10 to 160MHz																												

Continued on next page.

Continued from preceding page.

No.	Control block data	Description	Related data																																																																																					
(2)	Reference divider data R0 to R3 XS	- Reference frequency (fref) selection data <table><tr><th>R3</th><th>R2</th><th>R1</th><th>R0</th><th>Reference frequency</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>25kHz</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>25kHz</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>25kHz</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>25kHz</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>12.5kHz</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td><td>6.25kHz</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td><td>3.125kHz</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>3.125kHz</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>5kHz</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td>5kHz</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td><td>5kHz</td></tr><tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1kHz</td></tr><tr><td>1</td><td>1</td><td>0</td><td>0</td><td>3kHz</td></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td><td>15kHz</td></tr><tr><td>1</td><td>1</td><td>1</td><td>0</td><td>PLL INHIBIT+X'tal OSC STOP</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>PLL INHIBIT</td></tr></table> * PLL INHIBIT - The programmable divider and IF counter stop, with FMIN, AMIN, and IFIN inputs being in the pull-down condition (GND), and the charge pump has the high impedance. - XS must be zero.	R3	R2	R1	R0	Reference frequency	0	0	0	0	25kHz	0	0	0	1	25kHz	0	0	1	0	25kHz	0	0	1	1	25kHz	0	1	0	0	12.5kHz	0	1	0	1	6.25kHz	0	1	1	0	3.125kHz	0	1	1	1	3.125kHz	1	0	0	0	5kHz	1	0	0	1	5kHz	1	0	1	0	5kHz	1	0	1	1	1kHz	1	1	0	0	3kHz	1	1	0	1	15kHz	1	1	1	0	PLL INHIBIT+X'tal OSC STOP	1	1	1	1	PLL INHIBIT	
R3	R2	R1	R0	Reference frequency																																																																																				
0	0	0	0	25kHz																																																																																				
0	0	0	1	25kHz																																																																																				
0	0	1	0	25kHz																																																																																				
0	0	1	1	25kHz																																																																																				
0	1	0	0	12.5kHz																																																																																				
0	1	0	1	6.25kHz																																																																																				
0	1	1	0	3.125kHz																																																																																				
0	1	1	1	3.125kHz																																																																																				
1	0	0	0	5kHz																																																																																				
1	0	0	1	5kHz																																																																																				
1	0	1	0	5kHz																																																																																				
1	0	1	1	1kHz																																																																																				
1	1	0	0	3kHz																																																																																				
1	1	0	1	15kHz																																																																																				
1	1	1	0	PLL INHIBIT+X'tal OSC STOP																																																																																				
1	1	1	1	PLL INHIBIT																																																																																				
(3)	IF counter control data CTE GT0, GT1	- IF counter counting start data CTE = 1 : Counting start = 0 : Counting start - Determines the counting time of universal counter <table><tr><th>GT1</th><th>GT0</th><th>Counting time</th><th>Wait time</th></tr><tr><td>0</td><td>0</td><td>4ms</td><td>3 to 4ms</td></tr><tr><td>0</td><td>1</td><td>8ms</td><td>3 to 4ms</td></tr><tr><td>1</td><td>0</td><td>16ms</td><td>3 to 4ms</td></tr><tr><td>1</td><td>1</td><td>32ms</td><td>3 to 4ms</td></tr></table>	GT1	GT0	Counting time	Wait time	0	0	4ms	3 to 4ms	0	1	8ms	3 to 4ms	1	0	16ms	3 to 4ms	1	1	32ms	3 to 4ms																																																																		
GT1	GT0	Counting time	Wait time																																																																																					
0	0	4ms	3 to 4ms																																																																																					
0	1	8ms	3 to 4ms																																																																																					
1	0	16ms	3 to 4ms																																																																																					
1	1	32ms	3 to 4ms																																																																																					
(4)	Output port data $\overline{\text{BO1}}$, $\overline{\text{BO2}}$	Data to determine output of output ports $\overline{\text{BO1}}$ and $\overline{\text{BO2}}$ "Data" = 0 : OPEN 1 : Low																																																																																						
(5)	MUTE control data IFSW	Data to determine the output of output port IFSW, controlling the MUTE function. "Data" = 0 : at receiving 1 : MUTE																																																																																						
(6)	FM/AM BAND selection control data BDSW	Data to determine the output of output port BDSW, controlling selection of BAND. "Data" = 0 : AM 1 : FM																																																																																						
(7)	Forced monaural control data STSW	Data to determine the output of output port STSW, controlling the forced stereo functions. "Data" = 0 : MONO 1 : STEREO																																																																																						
(8)	SD sensitivity control data SDC	Data to determine the output of output port SDC, controlling the FM-SD sensitivity (at IF input). <table><tr><th>SDC</th><th>FM-SD sensitivity</th></tr><tr><td>0*</td><td>38dBμV</td></tr><tr><td>1</td><td>48dBμV</td></tr></table>	SDC	FM-SD sensitivity	0*	38dB μ V	1	48dB μ V																																																																																
SDC	FM-SD sensitivity																																																																																							
0*	38dB μ V																																																																																							
1	48dB μ V																																																																																							


Continued on next page.

Continued from preceding page.

No.	Control block data	Description	Related data																																				
(9)	DO pin control data DOC0 DOC1 DOC2	- Data to determine the output of the DO pin. <table><thead><tr><th>DOC2</th><th>DOC1</th><th>DOC0</th><th>DO pin condition</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td><td>Open</td></tr><tr><td>0</td><td>0</td><td>1</td><td>Low when unlock is detected.</td></tr><tr><td>0</td><td>1</td><td>0</td><td>end-UC (See the item with asterisk below)</td></tr><tr><td>0</td><td>1</td><td>1</td><td>Open</td></tr><tr><td>1</td><td>0</td><td>0</td><td>Open</td></tr><tr><td>1</td><td>0</td><td>1</td><td>Low when stereo</td></tr><tr><td>1</td><td>1</td><td>0</td><td>Low when SDON</td></tr><tr><td>1</td><td>1</td><td>1</td><td>Open</td></tr></tbody></table> - The open condition is selected at power ON/reset. * IF counter counting end check ① Counting start ② Counting end ③ CE : HI ① With end-UC set and IF counter starting (CTE = 0→1), DO pin opens automatically. ② At end of counting of the IF counter, DO pin goes LOW and check on counting end can be made. ③ DO pin opens when serial data is entered/output (CE pin : Hi) Note : DO pin is always in the open condition during data input (IN1 and IN2 modes, during CE : Hi period), regardless of DO pin control data (DOC0 to 2). In the DO pin condition during data output (OUT mode, CE-Hi period), the content of internal DO serial data is output in synchronization with CL, regardless of DO pin control data (DOC).	DOC2	DOC1	DOC0	DO pin condition	0	0	0	Open	0	0	1	Low when unlock is detected.	0	1	0	end-UC (See the item with asterisk below)	0	1	1	Open	1	0	0	Open	1	0	1	Low when stereo	1	1	0	Low when SDON	1	1	1	Open	UL0, UL1 CTE
DOC2	DOC1	DOC0	DO pin condition																																				
0	0	0	Open																																				
0	0	1	Low when unlock is detected.																																				
0	1	0	end-UC (See the item with asterisk below)																																				
0	1	1	Open																																				
1	0	0	Open																																				
1	0	1	Low when stereo																																				
1	1	0	Low when SDON																																				
1	1	1	Open																																				
(10)	Unlock detection data UL0, UL1	- Phase error (ϕE) detection width selection data to judge if PLL is locked. - Phase error exceeding the detection width is judged that PLL is locked (* : don't care) <table><thead><tr><th>UL1</th><th>UL0</th><th>ϕE Detection width</th><th>Detection output</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>Stop</td><td>Open</td></tr><tr><td>0</td><td>1</td><td>0</td><td>Direct output of ϕE</td></tr><tr><td>1</td><td>*</td><td>$\pm 6.67\mu s$</td><td>ϕE extended by 1 to 2 ms</td></tr></tbody></table> * DO pin is LOW. Serial data output : UL = 0.	UL1	UL0	ϕE Detection width	Detection output	0	0	Stop	Open	0	1	0	Direct output of ϕE	1	*	$\pm 6.67\mu s$	ϕE extended by 1 to 2 ms	DOC0 DOC1 DOC2																				
UL1	UL0	ϕE Detection width	Detection output																																				
0	0	Stop	Open																																				
0	1	0	Direct output of ϕE																																				
1	*	$\pm 6.67\mu s$	ϕE extended by 1 to 2 ms																																				
(11)	Phase comparator control data DZ	Data to control the dead zone of phase comparator <table><thead><tr><th>DZ</th><th>Charge pump output</th></tr></thead><tbody><tr><td>0</td><td>DZA</td></tr><tr><td>1</td><td>DZB</td></tr></tbody></table> Dead zone width : DZA<DZB	DZ	Charge pump output	0	DZA	1	DZB																															
DZ	Charge pump output																																						
0	DZA																																						
1	DZB																																						
(12)	Charge pump control data DLC	Data to enforce control of charge pump output <table><thead><tr><th>DLC</th><th>Charge pump output</th></tr></thead><tbody><tr><td>0</td><td>Normal</td></tr><tr><td>1</td><td>Forced to LOW</td></tr></tbody></table> In case of dead lock because of VCO oscillation stop when the VCO control voltage (Vtune) is 0V, it is possible to clear dead lock by setting the charge pump output to LOW and V tune to V_{CC}. (Dead lock clear circuit)	DLC	Charge pump output	0	Normal	1	Forced to LOW																															
DLC	Charge pump output																																						
0	Normal																																						
1	Forced to LOW																																						
(13)	LSI test data TEST0 to 2	LSI test data <table><tbody><tr><td>TEST0</td><td rowspan="3">All to be set to "0"</td></tr><tr><td>TEST1</td></tr><tr><td>TEST2</td></tr></tbody></table> All set to zero at power ON/reset	TEST0	All to be set to "0"	TEST1	TEST2																																	
TEST0	All to be set to "0"																																						
TEST1																																							
TEST2																																							

DO control data (serial data output) composition


(1) OUT mode




Description of DO output data

No.	Control block data	Description	Related data
(1)	SD and Stereo indicators control data STIND, SDIND	Data latching SD and stereo indicator conditions. Latching made in the data output (OUT) mode. SDIND←SD indicator condition 0 : SD ON, 1 : SD OFF STIND←Stereo indicator condition 0 : ST ON, 1 : ST OFF	
(2)	PLL unlock data UL	Data latching the content of unlock detection circuit UL←0 : At unlock 1 : At lock or detection stop mode	UL0 UL1
(3)	IF counter, binary counter C19 to C0	Data latching the content of IF counter (20-bit binary counter) C19←MSB of binary counter C0 ←MSB of binary counter	CTE GT0 GT1

Serial data timing




<< When CL stops at the "L" level >>




<< When CL stops at the "H" level >>

Parameter	Symbol	Pin	Conditions	Min	Typ	Max	Unit
Data setup time	tSU	DI, CL		0.75			μs
Data hold time	tHD	DI, CL		0.75			μs
Clock "L" level time	tCL	CL		0.75			μs
Clock "H" level time	tCH	CL		0.75			μs
CE wait time	tEL	CE, CL		0.75			μs
CE setup time	tES	CE, CL		0.75			μs
CE hold time	tEH	CE, CL		0.75			μs
Data latch change time	tLC					0.75	μs
Data output time	tDC	DO, CL	Differs depending on the pull-up resistance and substrate capacity			0.35	μs
	tDH	DO, CE					

Block Diagram and Sample Application Circuit



Test Circuit



LV23100T-A

Coil specifications (Example: Carry out optimization in the as-mounted condition.)

• FM-BPF : GFWB3 (Soshin) 76MHz to 108MHz
• FM-RF : SA-149 (Sumida) 3.6mm diameter, air core, 0.6mm wire, 4.5T
• FM-OSC : SA-151 (Sumida) 3.6mm diameter, air core, 0.6mm wire, 3.5T
• FM-IF Filter : SFELA10M7GA00 (Murata)
• FM-Discriminator : CDALA10M7GA121 (Murata)
• Crystal oscillator : CFV-206 (Citizen)

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of April, 2008. Specifications and information herein are subject to change without notice.