

DATA COMMUNICATIONS

9-Line Multimode LVD/SE SCSI Terminator

The IMP5241/42 is a multimode SCSI terminator that conforms to the SCSI Parallel Interconnect-2 (SPI-2) specification developed by the T10 standards committee for low voltage differential (LVD) termination, while providing backwards compatibility to the SCSI, SCSI-2, and SPI single-ended specifications. Multimode compatibility permits the use of legacy devices on the bus without hardware alterations. Automatic mode selection is achieved through voltage detection on the diffsense line.

The IMP5241/42 delivers the ultimate in SCSI bus performance while saving component cost and board area. Elimination of the external capacitors also mitigates the need for a lengthy capacitor selection process. The individual high bandwidth drivers also maximize channel separation and reduce channel to channel noise and cross talk. The high bandwidth architecture insures ULTRA2 performance while providing a clear migration path to ULTRA3 and beyond.

When the IMP5241/42 is enabled, the differential sense (DIFFSENSE) pin supplies a voltage between 1.2V and 1.4V. In application, this pin is tied to the DIFFSENSE input of the corresponding LVD transceivers. This action enables the LVD transceiver function. DIFFSENSE is capable of supplying a maximum of 15mA. Tying the DIFFSENSE pin HIGH places the IMP5241/42 in a high impedance state indicating the presence of an HVD device. Tying the pin LOW places the part in a single-ended mode while also signaling the multimode transceiver to operate in a single-ended mode.

Recognizing the needs of portable and configurable peripherals, the IMP5241/42 have a TTL compatible sleep/disable mode. During this


Key Features

- ◆ Auto-selectable LVD or single-ended termination
- ◆ 3.0pF maximum disabled output capacitance
- ◆ Fast response, no external capacitors required
- ◆ Compatible with active negation drivers
- ◆ 15 μ A supply current in disconnect mode
- ◆ Logic command disconnects all termination lines
- ◆ DIFFSENSE line driver
- ◆ Ground driver integrated for single-ended operation
- ◆ Current limit and thermal protection
- ◆ Hot-swap compatible (single-ended)
- ◆ Compatible with SCSI 1, 2, 3, FAST-20, and the pending SPI-2 LVD
- ◆ Pin compatible with DS2118 and UCC5630

sleep/disable mode, power dissipation is reduced to a meager 15 μ A while also placing all outputs in a high impedance state. Also during sleep/disable mode, the DIFFSENSE function is disabled and is placed in a high impedance state.


Another key feature of the IMP5241/42 is the master/slave function. Driving this pin HIGH or floating the pin enables the 1.3V DIFFSENSE reference. Driving the pin LOW disables the on board DIFFSENSE reference and enables use of an external master reference device.

Block Diagram




Pin Configuration

SSOP-36



TSSOP-24



Ordering Information

Part Number	Temperature Range	Package
IMP5241CDB	0°C to 70°C	36-pin Plastic SSOP
IMP5242CDB	0°C to 70°C	36-pin Plastic SSOP
IMP5241CPW	0°C to 70°C	24-pin Plastic TSSOP
IMP5242CPW	0°C to 70°C	24-pin Plastic TSSOP

Note: For Tape and Reel, append the letter "T" to part number. (i.e. IMP5241CDBT)

5241/42_t02.eps

Absolute Maximum Ratings¹

TermPwr Voltage +7V
 Operating Junction Temperature
 Plastic (DB, PW Packages) 150°C
 Storage Temperature Range -65°C to 150°C

Lead Temperature (Soldering, 10 sec.) 300°C

Note: 1. Exceeding these ratings could cause damage to the device. All voltages are with respect to Ground. Currents are positive into, negative out of the specified terminal.

Thermal Data

DB Package:
 Thermal Resistance Junction-to-Ambient, θ_{JA} 50°C/W
 PW Package:
 Thermal Resistance Junction-to-Ambient, θ_{JA} 100°C/W

Junction Temperature Calculation: $T_J = T_A + (P_D \times \theta_{JA})$.
 The θ_{JA} numbers are guidelines for the thermal performance of the device/pc-board system. No ambient airflow is assumed.

Pin Description

Pin Name	Function
1-, 2-, 3-, 4-, 5-, 6-, 7-, 8-, 9-	Negative signal termination lines for LVD mode. Signal termination lines for SE mode.
1+, 2+, 3+, 4+, 5+, 6+, 7+, 8+, 9+	Positive signal termination lines for LVD mode. Pseudo-ground lines for SE mode.
V _{TERM}	Power supply pin for terminator. Connect to SCSI bus TermPwr. Must be decoupled by one 4.7µF low-ESR capacitor for every three terminator devices. It is absolutely necessary to connect this pin to the decoupling capacitor through a very low impedance (big traces on PCB). Keeping distances very short from the decoupling capacitors to the V _{TERM} pin is also critical. The value of the decoupling capacitor is somewhat layout dependant and some applications may benefit from an additional 0.1µF decoupling capacitor at the V _{TERM} pin.
DISCONNECT (IMP5241) DISCONNECT (IMP5242)	Enables / disables terminator. See Table 2 for logic levels.
GND	Terminator ground pin. Connect to ground.
MASTER / SLAVE	Sometimes referred to as M/S pin. Used to select which terminator is the controlling device. MASTER/SLAVE pin HIGH or Open enables the DIFFSENSE output drive. See Table 1.
DIFFSENSE	This is a dual function pin. It drives the SCSI bus DIFFSENS line. It is also the sense pin to detect the SCSI bus mode (LVD, SE or HVD). DIFFSENSE output drive can be disabled with a LOW level on the MASTER/SLAVE pin. See Table 1 and Table 2. Internally connected to DIFF B pin through 20kΩ resistor.
DIFF B	Internally connected to DIFFSENSE pin through 20kΩ resistor. It can be used as a mode sense pin when the device is a non-controlling terminator (MASTER/SLAVE pin is LOW). An RC filter (20kΩ / 0.1µF) is not required on the IMP5241/42, as it has an internal timer.
SE	Single-ended output. When HIGH, the terminator is operating in SE mode.
LVD	Low Voltage Differential output. When HIGH, the terminator is operating in LVD mode.
HVD	High Voltage Differential output. When HIGH, the terminator is operating in HVD mode.
HEATSINK	Attached to die mounting pad, but not bonded to GND pin. Pins should be considered a heat sink only, and not a true ground connection. It is recommended that these pins be connected to ground, but can be left floating.

5241/42_t08.at3

Recommended Operating Conditions²

Parameter		Symbol	Min	Typ	Max	Units
TermPwr Voltage	LVD	V _{TERM}	3.0		5.25	V
	SE		3.5		5.25	
Signal Line Voltage			0		5.0	V
Disconnect Input Voltage			0		V _{TERM}	V
Operating Virtual Junction Temperature Range –IMP5241C/5242C			0		70	°C

Note: 2. Range over which the device is functional.

5241/42_t03.eps

Electrical Characteristics

Unless otherwise specified, these specifications apply over the operating ambient temperature range of $0^{\circ}\text{C} \leq T_{\text{A}} \leq 70^{\circ}\text{C}$. TermPwr = 4.75V. DISCONNECT: IMP5241 = LOW, DISCONNECT: IMP5242 = HIGH. Low duty cycle pulse testing techniques are used which maintain junction and case temperatures equal to the ambient temperature.

Parameter	Symbol	Condition	Min	Typ	Max	Units
LVD Terminator Section						
TermPwr Supply Current	LVD _{ICC}	All terminator lines = Open		25	30	mA
		IMP5241: DISCONNECT > 2.0V IMP5242: DISCONNECT < 0.8V		15	35	μA
Common Mode Voltage	V _{CM}		1.125	1.25	1.375	V
Offset Voltage	V _{FSB}	Open circuit between – and + (see Note 3)	100	112	125	mV
Differential Terminator Impedance	Z _D	V _{OUT} differential = –1V to 1V	100	105	110	Ω
Common Mode Impedance	Z _{CM}	0V to 2.5V	100	200	300	Ω
Output Capacitance	C _O	IMP5241: DISCONNECT > 2.0V IMP5242: DISCONNECT < 0.8V		2.5		pF
Output Leakage	I _{LEAK}	IMP5241: DISCONNECT > 2.0V IMP5242: DISCONNECT < 0.8V V _{LINE} = 0V to 4V, T _A = 25°C			2	μA
		IMP5241: DISCONNECT > 2.0V IMP5242: DISCONNECT < 0.8V V _{TERM} = 0V, V _{LINE} = 2.7V		1		
Mode Change Delay	t _{DF}	DIFFSENSE = 1.4V to 0V		115		ms
DIFFSENSE Section						
DIFFSENSE Output Voltage	V _{DIFF}		1.2	1.3	1.4	V
DIFFSENSE Output Source Current	I _{DIFF}	V _{DIFF} = 0V	5.0		15.0	mA
DIFFSENSE Sink Current	I _{SINK(DIFF)}	V _{DIFF} = 2.75V			200	μA
DIFFSENSE Output Leakage	I _{LEAK(DIFF)}	IMP5241: DISCONNECT > 2.0V IMP5242: DISCONNECT < 0.8V T _A = 25°C			10	μA
Single-Ended Terminator Section						
TermPwr Supply Current	SE I _{CC}	All terminator lines = Open, MASTER/SLAVE = 0V		7	10	mA
		All terminator lines = 0.2V, MASTER/SLAVE = 0V		214	226	
Terminator Output High Voltage	V _O	IMP5241: DISCONNECT > 2.0V IMP5242: DISCONNECT < 0.8V		15	35	μA
Output Current	I _O	V _{OUT} = 0.2V	2.6	2.85		V
			21	23	24	mA

Note: 3. Open circuit failsafe voltage.


5241/42_t04.eps

Electrical Characteristics


Parameter	Symbol	Condition	Min	Typ	Max	Units
Single-Ended Terminator Section (cont.)						
Sink Current	I _{SINK}	V _{OUT} = 4V, all lines	45	65		mA
Output Capacitance	C _O	IMP5241: DISCONNECT > 2.0V IMP5242: DISCONNECT < 0.8V		2.5		pF
Leakage Current	I _{LEAK}	IMP5241: DISCONNECT > 2.0V IMP5242: DISCONNECT < 0.8V V _{OUT} = 0V to 4V, T _A = 25°C		2		μA
		IMP5241: DISCONNECT > 2.0V IMP5242: DISCONNECT < 0.8V V _{TERM} = 0V, V _{LINE} = 2.7V, T _A = 25°C				
Ground Driver Impedance	Z _G	I = 1mA			100	Ω
Thermal Shutdown				150		°C
DISCONNECT Section						
DISCONNECT Thresholds	V _{TH}		0.8		2.0	V
Input Current	I _{IL}	IMP5241: DISCONNECT = 0V			10	μA
	I _{IL}	IMP5242: DISCONNECT = 0V		100		nA
	I _{IH}	IMP5241: DISCONNECT = 2.4V		100		nA
	I _{IH}	IMP5242: DISCONNECT = 2.4V			10	μA
MASTER/SLAVE Section						
MASTER/SLAVE Thresholds	V _{TH (MS)}		0.8		2.0	V
Input Current	I _{IL (MS)}	MASTER/SLAVE = 0V			10	μA
	I _{IL (MS)}	MASTER/SLAVE = 2.4V		100		nA

5241/42_I05.at3


Application Information



5241/42_04.eps

Figure 1. Bus Voltage

5241/42_05.eps

Figure 2. V_{OD} 

5241/42_06.eps

Figure 3.**Table 1. MASTER/SLAVE Function Table**

MASTER/SLAVE	DIFFSENSE Status	Output Current
L*	HiZ	0mA
H	1.3V	15mA Source
Open (Pull-up)	1.3V	15mA Source


* When in the LOW state, the terminator will detect the DIFFSENSE line state.

5241/42_I06.at3

Table 2. DIFFSENSE/Power Up/Power Down Function Table

IMP5241 DISCONNECT	IMP5242 DISCONNECT	DIFFSENSE	Outputs		Current
			Status	Type	
L	H	L < 0.5V	Enable	SE	7mA
L	H	0.7V to 1.9V	Enable	LVD	21mA
L	H	H > 2.4V	Disable	Hi Z	1mA
H	L	X	Disable	Hi Z	10µA
Open	Open	X	Disable	Hi Z	10µA

5241/42_I07.eps


Application Information


* The DIFF B pin is not present on the IMP5241/5242 24-pin PW package.
The DIFFSENS signal must be connected to the DIFFSENSE pin on the PW package.

5241/42_07.eps

Figure 4. IMP Terminator Application Schematic

Application Information




* The capacitor on pin 1 can be placed on the IMP5241CDB, IMP5242CDB to be pin compatible with other devices.
This V_{REG}/REF capacitor is not required with IMP devices.

**Figure 5. Suggested IMP5241/5242 Universal Application Schematic
(Please reference manufacturer's current data sheet to ensure compatibility)**

Package Dimensions


DB

Plastic (SSOP) Widebody SOIC (36-Pin)



PW

Thin Small Shrink Outline (TSSOP) (24-Pin)



	Inches		Millimeters	
	Min	Max	Min	Max
Plastic (SSOP) Widebody SOIC (36-Pin)				
A	0.084	0.100	2.14	2.54
B	0.011	0.020	0.29	0.51
C	0.0091	0.0125	0.23	0.32
D	0.598	0.606	15.20	15.40
E	0.291	0.299	7.40	7.60
F	0.031 BSC		0.80 BSC	
G	0.004	0.012	0.10	0.30
H	0.096	0.104	2.44	2.64
L	0.016	0.050	0.40	1.27
M	0°	8°	0°	8°
P	0.398	0.414	10.11	10.51
*LC	—	0.004	—	0.10
Thin Small Shrink Outline (TSSOP) (24-Pin)				
A	.032	.041	0.80	1.05
B	0.007	0.012	0.19	0.30
C	0.0035	0.0079	0.09	0.20
D	0.303	0.311	7.70	7.90
E	0.169	0.176	4.30	4.5
F	0.025 BSC		0.65 BSC	
G	0.002	0.005	0.05	0.15
H	—	0.047	—	1.20
L	0.017	0.030	0.45	0.75
M	0°	8°	0°	8°
P	0.246	0.256	6.25	6.50
*LC	—	0.004	—	0.10

* Lead Coplanarity.

5241/42_t01.eps



IMP, Inc.
Corporate Headquarters
2830 N. First Street
San Jose, CA 95134-2071
Tel: 408-432-9100
Tel: 800-438-3722
Fax: 408-434-0335
e-mail: info@impinc.com
http://www.impweb.com

The IMP logo is a registered trademark of IMP, Inc.
All other company and product names are trademarks of their respective owners.

© 2000 IMP, Inc.
Printed in USA
Publication #: 7001
Revision: B
Issue Date: 07/31/00
Type: Product