


INSULATED LOGIC LEVEL TRIAC

INSULATED TO-220AB


On-State Current

16 Amp

Gate Trigger Current
 $\leq 10 \text{ mA (08)}$
Off-State Voltage
 $200 \text{ V} \div 800 \text{ V}$

- * Logic Level current TRIAC
- * Low thermal resistance with clip bounding
- * Low thermal resistance isolation ceramic for FT....J

This series of TRIACs uses a high performance PNPN technology.

These parts are intended for general purpose AC switching applications with highly inductive loads. The FT....J series provides an isolated tab (rated at 2500 Vrms).

Absolute Maximum Ratings, according to IEC publication No. 134

SYMBOL	PARAMETER	CONDITIONS	Value	Unit
$I_{T(\text{RMS})}$	RMS On-state Current (full sine wave)	All Conduction Angle, $T_C = 83^\circ\text{C}$	16	A
I_{TSM}	Non-repetitive On-State Current	Full Cycle, 60 Hz ($t = 16.7 \text{ ms}$)	168	A
I_{TSM}	Non-repetitive On-State Current	Full Cycle, 50 Hz ($t = 20 \text{ ms}$)	160	A
I^2t	Fusing Current	$t_p = 10 \text{ ms}$, Half Cycle	144	A^2s
I_{GM}	Peak Gate Current	$20 \mu\text{s}$ max. $T_j = 125^\circ\text{C}$	4	A
$P_{G(\text{AV})}$	Average Gate Power Dissipation	$T_j = 125^\circ\text{C}$	1	W
dI/dt	Critical rate of rise of on-state current	$I_G = 2x I_{GT}$, $t_r \leq 100\text{ns}$ $f = 120 \text{ Hz}$, $T_j = 125^\circ\text{C}$	50	$\text{A}/\mu\text{s}$
T_j	Operating Temperature		(-40 + 125)	$^\circ\text{C}$
T_{stg}	Storage Temperature		(-40 + 150)	$^\circ\text{C}$
T_{sld}	Soldering Temperature	10s max	260	$^\circ\text{C}$

SYMBOL	PARAMETER	VOLTAGE				Unit
		B	D	M	N	
V_{DRM} / V_{RRM}	Repetitive Peak Off State Voltage	200	400	600	800	V

INSULATED LOGIC LEVEL TRIAC


Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	Quadrant	SENSITIVITY		Unit
					08	
$I_{GT}^{(1)}$	Gate Trigger Current	$V_D = 12 \text{ V}_{DC}$, $R_L = 33\Omega$, $T_j = 25^\circ\text{C}$	Q1÷Q3	MAX	10	mA
			Q4	MAX	-	mA
V_{GT}	Gate Trigger Voltage	$V_D = 12 \text{ V}_{DC}$, $R_L = 33\Omega$, $T_j = 25^\circ\text{C}$	Q1÷Q3	MAX	1.3	V
			Q1÷Q4	MAX	-	V
V_{GD}	Gate Non Trigger Voltage	$V_D = V_{DRM}$, $R_L = 3.3 \text{ K}\Omega$, $T_j = 125^\circ\text{C}$	Q1÷Q3	MIN	0.2	V
			Q1÷Q4	MIN	-	V
$I_H^{(2)}$	Holding Current	$I_T = 100 \text{ mA}$, Gate open, $T_j = 25^\circ\text{C}$		MAX	15	mA
				MAX	25	mA
I_L	Latching Current	$I_G = 1.2 I_{GT}$, $T_j = 25^\circ\text{C}$	Q1,Q3	MAX	30	mA
			Q2	MAX		
$dV/dt^{(2)}$	Critical Rate of Voltage Rise	$V_D = 0.67 \times V_{DRM}$, Gate open $T_j = 125^\circ\text{C}$		MIN	40	V/ μ s
$(dI/dt)c^{(2)}$	Critical Rate of Current Rise	$(dV/dt)c = 0.1 \text{ V}/\mu\text{s}$ $T_j = 125^\circ\text{C}$ $(dV/dt)c = 10 \text{ V}/\mu\text{s}$ $T_j = 125^\circ\text{C}$		MIN	8.5	A/ms
				MIN	3.0	A/ms
$V_{TM}^{(2)}$	On-state Voltage	$I_T = 22.5 \text{ Amp}$, $t_p = 380 \mu\text{s}$, $T_j = 25^\circ\text{C}$		MAX	1.55	V
$V_{t(o)}^{(2)}$	Threshold Voltage	$T_j = 125^\circ\text{C}$		MAX	0.85	V
$r_d^{(2)}$	Dynamic resistance	$T_j = 125^\circ\text{C}$		MAX	25	$\text{m}\Omega$
I_{DRM}/I_{RRM}	Off-State Leakage Current	$V_D = V_{DRM}$, $T_j = 125^\circ\text{C}$ $V_R = V_{RRM}$, $T_j = 25^\circ\text{C}$		MAX	2	mA
				MAX	5	μA
$R_{th(j-c)}$	Thermal Resistance Junction-Case	for AC 360° conduction angle			2.1	$^\circ\text{C}/\text{W}$
$R_{th(j-a)}$	Thermal Resistance Junction-Ambient	$S = 1 \text{ cm}^2$			60	$^\circ\text{C}/\text{W}$

(1) Minimum I_{GT} is guaranteed at 5% of I_{GT} max.

(2) For either polarity of electrode MT2 voltage with reference to electrode MT1.

PART NUMBER INFORMATION



INSULATED LOGIC LEVEL TRIAC

Fig. 1: Maximum power dissipation versus RMS on-state current (full cycle).




Fig. 2: RMS on-state current versus case temperature (full cycle).




Fig. 3: Relative variation of thermal impedance versus pulse duration.




Fig. 5: Surge peak on-state current versus number of cycles




Fig. 4: On-state characteristics (maximum values)





Fig. 6: Non repetitive surge peak on-state current for a sinusoidal pulse with width: $t_p < 10 \text{ ms}$, and corresponding value of I^2t .



INSULATED LOGIC LEVEL TRIAC

Fig. 7: Relative variation of gate trigger current, holding current and latching versus junction temperature (typical values)




Fig. 8: Relative variation of critical rate of decrease of main current versus junction temperature






Fig. 9: Relative variation of critical rate of decrease of main current versus



PACKAGE MECHANICAL DATA: INSULATED TO-220AB



(*) Limiting values and life support applications, see Web page.