PRELIMINARY PRODUCT INFORMATION

MOS INTEGRATED CIRCUIT

μ PD44322163, 44322183, 44322323, 44322363

32M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION DOUBLE CYCLE DESELECT

Description

The μ PD44322163 is a 2,097,152-word by 16-bit, the μ PD44322183 is a 2,097,152-word by 18-bit, μ PD44322323 is a 1,048,576-word by 32-bit and the μ PD44322363 is a 1,048,576-word by 36-bit synchronous static RAM fabricated with advanced CMOS technology using Full-CMOS six-transistor memory cell.

The μ PD44322163, μ PD44322183, μ PD44322323 and μ PD44322363 integrates unique synchronous peripheral circuitry, 2-bit burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single clock input (CLK).

The μ PD44322163, μ PD44322183, μ PD44322323 and μ PD44322363 are suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration, such as cache and buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State ("Sleep"). In the "Sleep" state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation.

The μPD44322163, μPD44322183, μPD44322323 and μPD44322363 are packaged in 100-pin PLASTIC LQFP with a 1.4 mm package thickness or 165-pin PLASTIC FBGA for high density and low capacitive loading.

Features

- Single 3.3 V power supply
- Synchronous operation
- Internally self-timed write control
- Burst read / write : Interleaved burst and linear burst sequence
- Fully registered inputs and outputs for pipelined operation
- Double-Cycle deselect timing
- All registers triggered off positive clock edge
- 3.3 V LVTTL Compatible : All inputs and outputs
- Fast clock access time : 2.8 ns (225 MHz), 3.1 ns (200 MHz), 3.5 ns (167 MHz)
- Asynchronous output enable : /G
- Burst sequence selectable : MODE
- Sleep mode : ZZ (ZZ = Open or Low : Normal operation)
- Separate byte write enable : /BW1 to /BW4, /BWE (μPD44322323, μPD44322363)

/BW1 to /BW2, /BWE (µPD44322163, µPD44322183)

Global write enable : /GW

- Three chip enables for easy depth expansion
- Common I/O using three state outputs


The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

Ordering Information

Part number	Access Time ns	Clock Frequency MHz	Core Supply Voltage V	I/O Interface	Package
μPD44322163GF-A44	2.8	225	3.3 ± 0.165	3.3 V LVTTL	100-pin PLASTIC LQFP (14×20)
μPD44322163GF-A50	3.1	200			
μPD44322163GF-A60	3.5	167			
μPD44322183GF-A44	2.8	225			
μPD44322183GF-A50	3.1	200			
μPD44322183GF-A60	3.5	167			
μPD44322323GF-A44	2.8	225			
μPD44322323GF-A50	3.1	200			
μPD44322323GF-A60	3.5	167			
μPD44322363GF-A44	2.8	225			
μPD44322363GF-A50	3.1	200			
μPD44322363GF-A60	3.5	167			
μPD44322163F1-A44-FQ2	2.8	225			165-pin PLASTIC FBGA (15 \times 17)
μPD44322163F1-A50-FQ2	3.1	200			
μPD44322163F1-A60-FQ2	3.5	167			
μPD44322183F1-A44-FQ2	2.8	225			
μPD44322183F1-A50-FQ2	3.1	200			
μPD44322183F1-A60-FQ2	3.5	167			
μPD44322323F1-A44-FQ2	2.8	225			
μPD44322323F1-A50-FQ2	3.1	200			
μPD44322323F1-A60-FQ2	3.5	167			
μPD44322363F1-A44-FQ2	2.8	225			
μPD44322363F1-A50-FQ2	3.1	200			
µPD44322363F1-A60-FQ2	3.5	167			

Pin Configurations (Marking Side)

/xxx indicates active low signal.



Remark Refer to Package Drawings for the 1-pin index mark.


Pin Identifications

[µPD44322163GF, µPD44322183GF]

Symbol	Pin No.	Description
A0 to A20	37, 36, 35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46, 47, 48, 49, 50, 43, 42, 39, 80	Synchronous Address Input
I/O1 to I/O16	58, 59, 62, 63, 68, 69, 72, 73, 8, 9, 12, 13, 18, 19, 22, 23	Synchronous Data In,
		Synchronous / Asynchronous Data Out
I/OP1, NC Note	74	Synchronous Data In (Parity),
I/OP2, NC Note	24	Synchronous / Asynchronous Data Out (Parity)
/ADV	83	Synchronous Burst Address Advance Input
/AP	84	Synchronous Address Status Processor Input
/AC	85	Synchronous Address Status Controller Input
/CE,CE2, /CE2	98, 97, 92	Synchronous Chip Enable Input
/BW1, /BW2, /BWE	93, 94, 87	Synchronous Byte Write Enable Input
/GW	88	Synchronous Global Write Input
/G	86	Asynchronous Output Enable Input
CLK	89	Clock Input
MODE	31	Asynchronous Burst Sequence Select Input
		Do not change state during normal operation
ZZ	64	Asynchronous Power Down State Input
Vdd	15, 41, 65, 91	Power Supply
Vss	17, 40, 67, 90	Ground
VddQ	4, 11, 20, 27, 54, 61, 70, 77	Output Buffer Power Supply
VssQ	5, 10, 21, 26, 55, 60, 71, 76	Output Buffer Ground
NC	1, 2, 3, 6, 7, 14, 16, 25, 28, 29, 30, 38, 51, 52, 53, 56, 57, 66, 75, 78, 79, 95, 96	No Connection

Note NC (No Connection) is used in the μ PD44322163GF.

I/OP1, I/OP2 are used in the μ PD44322183GF.



Remark Refer to Package Drawings for the 1-pin index mark.

[*µ*PD44322323GF, *µ*PD44322363GF]

Symbol	Pin No.	Description
A0 to A19	37, 36, 35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46, 47, 48, 49, 50, 43, 42, 39	Synchronous Address Input
I/O1 to I/O32	52, 53, 56, 57, 58, 59, 62, 63, 68, 69, 72, 73, 74, 75, 78, 79, 2, 3, 6, 7, 8, 9, 12, 13, 18, 19, 22, 23, 24, 25, 28, 29	Synchronous Data In, Synchronous / Asynchronous Data Out
I/OP1, NC Note	51	Synchronous Data In (Parity),
I/OP2, NC Note	80	Synchronous / Asynchronous Data Out (Parity)
I/OP3, NC Note	1	
I/OP4, NC Note	30	
/ADV	83	Synchronous Burst Address Advance Input
/AP	84	Synchronous Address Status Processor Input
/AC	85	Synchronous Address Status Controller Input
/CE, CE2, /CE2	98, 97, 92	Synchronous Chip Enable Input
/BWE1 to /BWE4, /BWE	93, 94, 95, 96, 87	Synchronous Byte Write Enable Input
/GW	88	Synchronous Global Write Input
/G	86	Asynchronous Output Enable Input
CLK	89	Clock Input
MODE	31	Asynchronous Burst Sequence Select Input
		Do not change state during normal operation
ZZ	64	Asynchronous Power Down State Input
Vdd	15, 41, 65, 91	Power Supply
Vss	17, 40, 67, 90	Ground
VddQ	4, 11, 20, 27, 54, 61, 70, 77	Output Buffer Power Supply
VssQ	5, 10, 21, 26, 55, 60, 71, 76	Output Buffer Ground
NC	14, 16, 38, 66	No Connection

Note NC (No Connection) is used in the μ PD44322323GF.

I/OP1 to I/OP4 are used in the μ PD44322363GF.

	1	2	3	4	5	6	7	8	9	10	11
А	NC	A7	/CE	/BW2	NC	/CE2	/BWE	/AC	/ADV	A9	A20
в	NC	A6	CE2	NC	/BW1	CLK	/GW	/G	/AP	A8	NC
с	NC	NC	VddQ	Vss	Vss	Vss	Vss	Vss	VddQ	NC	I/OP1, NC
D	NC	I/O9	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	NC	I/O8
Е	NC	I/O10	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	NC	I/07
F	NC	I/O11	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	NC	I/O6
G	NC	I/O12	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	NC	I/O5
Н	NC	Vss	NC	Vdd	Vss	Vss	Vss	Vdd	NC	NC	zz
J	I/O13	NC	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	I/O4	NC
к	I/O14	NC	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	I/O3	NC
L	I/O15	NC	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	I/O2	NC
М	I/O16	NC	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	I/O1	NC
Ν	I/OP2, NC	NC	VddQ	Vss	NC	A19	Vss	Vss	VddQ	NC	NC
Ρ	NC	NC	A4	A12	TDI	A1	TDO	A17	A13	A14	A18
R	MODE	A5	A3	A2	TMS	A0	тск	A10	A11	A15	A16

165-pin PLASTIC FBGA (15 x 17) (Top View) [μΡD44322163F1, μΡD44322183F1]

Remark Refer to Package Drawings for the index mark.

Symbol	Pin No.	Description		
A0 to A20	6R, 6P, 4R, 3R, 3P, 2R, 2B, 2A, 10B, 10A, 8R, 9R, 4P,	Synchronous Address Input		
	9P, 10P, 10R, 11R, 8P, 11P, 6N, 11A			
/O1 to I/O16 10M, 10L, 10K, 10J, 11G, 11F, 11E, 11D, 2D, 2E, 2F, 2G,		Synchronous Data In,		
	1J, 1K, 1L, 1M	Synchronous / Asynchronous Data Out		
I/OP1, NC Note	11C	Synchronous Data In (Parity),		
I/OP2, NC Note	1N	Synchronous / Asynchronous Data Out (Parity)		
/ADV	9A	Synchronous Burst Address Advance Input		
/AP	9B	Synchronous Address Status Processor Input		
/AC	8A	Synchronous Address Status Controller Input		
/CE,CE2, /CE2	3A, 3B, 6A	Synchronous Chip Enable Input		
/BW1, /BW2, /BWE	5B, 4A, 7A	Synchronous Byte Write Enable Input		
/GW	7B	Synchronous Global Write Input		
/G	8B	Asynchronous Output Enable Input		
CLK	6B	Clock Input		
MODE	1R	Asynchronous Burst Sequence Select Input		
		Do not change state during normal operation		
ZZ	11H	Asynchronous Power Down State Input		
Vdd	4D, 4E, 4F, 4G, 4H, 4J, 4K, 4L, 4M, 8D, 8E, 8F, 8G, 8H,	Power Supply		
	8J, 8K, 8L, 8M			
Vss	2H, 4C, 4N, 5C, 5D, 5E, 5F, 5G, 5H, 5J, 5K, 5L, 5M, 6C,	Ground		
	6D, 6E, 6F, 6G, 6H, 6J, 6K, 6L, 6M, 7C, 7D, 7E, 7F, 7G,			
	7H, 7J, 7K, 7L, 7M, 7N, 8C, 8N			
VddQ	3C, 3D, 3E, 3F, 3G, 3J, 3K, 3L, 3M, 3N, 9C, 9D, 9E, 9F,	Output Buffer Power Supply		
	9G, 9J, 9K, 9L, 9M, 9N			
NC	1A, 1B, 1C, 1D, 1E, 1F, 1G, 1H, 1P, 2C, 2J, 2K, 2L, 2M,	No Connection		
	2N, 2P, 3H, 4B, 5A, 5N, 9H, 10C, 10D, 10E, 10F, 10G,			
	10H, 10N, 11B, 11J, 11K, 11L, 11M, 11N			
TMS	5R	Test Mode Select (JTAG)		
TDI	5P	Test Data Input (JTAG)		
ТСК	7R	Test Clock Input (JTAG)		
TDO	7P	Test Data Output (JTAG)		

[*µ*PD44322163F1, *µ*PD44322183F1]

Note NC (No Connection) is used in the μ PD44322163GF. I/OP1 to I/OP2 are used in the μ PD44322183GF.

	1	2	3	4	5	6	7	8	9	10	11
А	NC	A7	/CE	/BW3	/BW2	/CE2	/BWE	/AC	/ADV	A9	NC
В	NC	A6	CE2	/BW4	/BW1	CLK	/GW	/G	/AP	A8	NC
С	I/OP3, NC	NC	VddQ	Vss	Vss	Vss	Vss	Vss	VddQ	NC	I/OP2, NC
D	I/O17	I/O21	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	I/O16	I/O12
Е	I/O18	I/O22	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	I/O15	I/O11
F	I/O19	I/O23	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	I/O14	I/O10
G	I/O20	I/O24	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	I/O13	I/O9
н	NC	Vss	NC	Vdd	Vss	Vss	Vss	Vdd	NC	NC	ZZ
J	I/O25	I/O29	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	I/O8	I/O4
к	I/O26	I/O30	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	I/07	I/O3
L	I/O27	I/O31	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	I/O6	I/O2
М	I/O28	I/O32	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	I/O5	I/O1
Ν	I/OP4, NC	NC	VddQ	Vss	NC	A19	Vss	Vss	VddQ	NC	I/OP1, NC
Ρ	NC	NC	A4	A12	TDI	A1	TDO	A17	A13	A14	A18
R	MODE	A5	A3	A2	TMS	A0	тск	A10	A11	A15	A16

165-pin PLASTIC FBGA (15 x 17) (Top View) [μΡD44322323F1, μΡD44322363F1]

Remark Refer to Package Drawings for the index mark.


[*µ*PD44322323F1, *µ*PD44322363F1]

Symbol	Pin No.	Description
A0 to A19	6R, 6P, 4R, 3R, 3P, 2R, 2B, 2A, 10B, 10A, 8R, 9R,	Synchronous Address Input
	4P, 9P, 10P, 10R, 11R, 8P, 11P, 6N	
I/O1 to I/O32	11M, 11L, 11K, 11J, 10M, 10L, 10K, 10J, 11G, 11F,	Synchronous Data In,
	11E, 11D, 10G, 10F, 10E, 10D, 1D, 1E, 1F, 1G, 2D,	Synchronous / Asynchronous Data Out
	2E, 2F, 2G, 1J, 1K, 1L, 1M, 2J, 2K, 2L, 2M	
I/OP1, NC Note	11N	Synchronous Data In (Parity),
I/OP2, NC Note	11C	Synchronous / Asynchronous Data Out (Parity)
I/OP3, NC Note	1C	
I/OP4, NC Note	1N	
/ADV	9A	Synchronous Burst Address Advance Input
/AP	9B	Synchronous Address Status Processor Input
/AC	8A	Synchronous Address Status Controller Input
/CE,CE2, /CE2	3A, 3B, 6A	Synchronous Chip Enable Input
/BWE1 to /BWE4, /BWE	5B, 5A, 4A, 4B, 7A	Synchronous Byte Write Enable Input
/GW	7B	Synchronous Global Write Input
/G	8B	Asynchronous Output Enable Input
CLK	6B	Clock Input
MODE	1R	Asynchronous Burst Sequence Select Input
		Do not change state during normal operation
ZZ	11H	Asynchronous Power Down State Input
V _{DD}	4D, 4E, 4F, 4G, 4H, 4J, 4K, 4L, 4M, 8D, 8E, 8F, 8G,	Power Supply
	8H, 8J, 8K, 8L, 8M	
Vss	2H, 4C, 4N, 5C, 5D, 5E, 5F, 5G, 5H, 5J, 5K, 5L, 5M,	Ground
	6C, 6D, 6E, 6F, 6G, 6H, 6J, 6K, 6L, 6M, 7C, 7D, 7E,	
	7F, 7G, 7H, 7J, 7K, 7L, 7M, 7N, 8C, 8N	
VddQ	3C, 3D, 3E, 3F, 3G, 3J, 3K, 3L, 3M, 3N, 9C, 9D, 9E,	Output Buffer Power Supply
	9F, 9G, 9J, 9K, 9L, 9M, 9N	
NC	1A, 1B, 1H, 1P, 2C, 2N, 2P, 3H, 5N, 9H, 10C, 10H,	No Connection
	10N, 11A, 11B	
TMS	5R	Test Mode Select (JTAG)
TDI	5P	Test Data Input (JTAG)
ТСК	7R	Test Clock Input (JTAG)
TDO	7P	Test Data Output (JTAG)

Note NC (No Connection) is used in the μ PD44322323GF.

I/OP1 to I/OP4 are used in the μ PD44322363GF.

Block Diagrams



[µPD44322163, µPD44322183]

Burst Sequence

[µPD44322163, µPD44322183]


Interleaved Burst Sequence Table (MODE = VDD)

External Address	A20 to A2, A1, A0
1st Burst Address	A20 to A2, A1, /A0
2nd Burst Address	A20 to A2, /A1, A0
3rd Burst Address	A20 to A2, /A1, /A0

Linear Burst Sequence Table (MODE = Vss)

External Address	A20 to A2, 0, 0	A20 to A2, 0, 1	A20 to A2, 1, 0	A20 to A2, 1, 1
1st Burst Address	A20 to A2, 0, 1	A20 to A2, 1, 0	A20 to A2, 1, 1	A20 to A2, 0, 0
2nd Burst Address	A20 to A2, 1, 0	A20 to A2, 1, 1	A20 to A2, 0, 0	A20 to A2, 0, 1
3rd Burst Address	A20 to A2, 1, 1	A20 to A2, 0, 0	A20 to A2, 0, 1	A20 to A2, 1, 0

[µPD44322323, µPD44322363]



[µPD44322323, µPD44322363]

Interleaved Burst Sequence Table (MODE = VDD)

External Address	A19 to A2, A1, A0
1st Burst Address	A19 to A2, A1, /A0
2nd Burst Address	A19 to A2, /A1, A0
3rd Burst Address	A19 to A2, /A1, /A0

Linear Burst Sequence Table (MODE = Vss)

External Address	A19 to A2, 0, 0	A19 to A2, 0, 1	A19 to A2, 1, 0	A19 to A2, 1, 1
1st Burst Address	A19 to A2, 0, 1	A19 to A2, 1, 0	A19 to A2, 1, 1	A19 to A2, 0, 0
2nd Burst Address	A19 to A2, 1, 0	A19 to A2, 1, 1	A19 to A2, 0, 0	A19 to A2, 0, 1
3rd Burst Address	A19 to A2, 1, 1	A19 to A2, 0, 0	A19 to A2, 0, 1	A19 to A2, 1, 0

Asynchronous Truth Table

Operation	/G	I/O
Read Cycle	L	Dout
Read Cycle	н	High-Z
Write Cycle	×	High-Z, Din
Deselected	×	High-Z

Remark \times : don't care

Synchronous Truth Table

Operation	/CE	CE2	/CE2	/AP	/AC	/ADV	/WRITE	CLK	Address
Deselected Note	Н	×	×	×	L	×	×	$L\toH$	None
Deselected Note	L	L	×	L	×	×	×	$L\toH$	None
Deselected Note	L	×	Н	L	×	×	×	$L\toH$	None
Deselected Note	L	L	×	Н	L	×	×	$L\toH$	None
Deselected Note	L	×	н	Н	L	×	×	$L\toH$	None
Read Cycle / Begin Burst	L	н	L	L	×	×	×	$L\toH$	External
Read Cycle / Begin Burst	L	Н	L	Н	L	×	н	$L\toH$	External
Read Cycle / Continue Burst	×	×	×	Н	Н	L	н	$L\toH$	Next
Read Cycle / Continue Burst	Н	×	×	×	Н	L	н	$L\toH$	Next
Read Cycle / Suspend Burst	×	×	×	Н	н	н	н	$L\toH$	Current
Read Cycle / Suspend Burst	Н	×	×	×	н	Н	н	$L\toH$	Current
Write Cycle / Begin Burst	L	Н	L	Н	L	×	L	$L\toH$	External
Write Cycle / Continue Burst	×	×	×	н	н	L	L	$L\toH$	Next
Write Cycle / Continue Burst	н	×	×	×	н	L	L	$L\toH$	Next
Write Cycle / Suspend Burst	×	×	×	н	н	н	L	$L\toH$	Current
Write Cycle / Suspend Burst	Н	×	×	×	Н	н	L	$L\toH$	Current

Note Deselect status is held until new "Begin Burst" entry.

Remarks 1. \times : don't care

 /WRITE = L means any one or more byte write enables (/BW1, /BW2, /BW3 or /BW4) and /BWE are LOW or /GW is LOW.

/WRITE = H means the following two cases.

- (1) /BWE and /GW are HIGH.
- (2) /BW1, /BW2 and /GW are HIGH, and /BWE is LOW. [μPD44322163, μPD44322183]
 /BW1 to /BW4 and /GW are HIGH, and /BWE is LOW. [μPD44322323, μPD44322363]

Partial Truth Table for Write Enables

[μPD44322163, μPD44322183]

Operation	/GW	/BWE	/BW1	/BW2
Read Cycle	Н	Н	×	×
Read Cycle	Н	L	Н	Н
Write Cycle / Byte 1 Only	Н	L	L	Н
Write Cycle / All Bytes	Н	L	L	L
Write Cycle / All Bytes	L	×	×	×

Remark ×: don't care

[μPD44322323, μPD44322363]

Operation	/GW	/BWE	/BW1	/BW2	/BW3	/BW4
Read Cycle	н	н	×	×	×	×
Read Cycle	н	L	Н	Н	Н	н
Write Cycle / Byte 1 Only	н	L	L	Н	Н	Н
Write Cycle / All Bytes	н	L	L	L	L	L
Write Cycle / All Bytes	L	×	×	×	×	×

 $\textbf{Remark} \ \times : \text{don't care}$

Pass-Through Truth Table

Pr	revious	Cycle			Pr	esent C	ycle			Next Cycle
Operation	Add	/WRITE	I/O	Operation	Add	/CEs	/WRITE	/G	I/O	Operation
Write Cycle	Ak	L	Dn(Ak)	Read Cycle	Am	L	Н	L	Q1(Ak)	Read Q1(Am)
				(Begin Burst)						
				Deselected	-	н	×	×	High-Z	No Carry Over from
										Previous Cycle

Remarks 1. × : don't care

 /WRITE = L means any one or more byte write enables (/BW1, /BW2, /BW3 or /BW4) and /BWE are LOW or /GW is LOW.

/WRITE = H means the following two cases.

- (1) /BWE and /GW are HIGH.
- (2) /BW1, /BW2 and /GW are HIGH, and /BWE is LOW. [μ PD44322163, μ PD44322183] /BW1 to /BW4 and /GW are HIGH, and /BWE is LOW. [μ PD44322323, μ PD44322363] /CEs = L means /CE is LOW, /CE2 is LOW and CE2 is HIGH.
- /CEs = H means /CE is HIGH or /CE2 is HIGH or CE2 is LOW.

ZZ (Sleep) Truth Table

ZZ	Chip Status
\leq 0.2 V	Active
Open	Active
$\geq V_{\text{DD}} - 0.2 \; \text{V}$	Sleep

Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Notes
Supply voltage	Vdd		-0.5		+4.0	V	
Output supply voltage	VddQ		-0.5		Vdd	V	
Input voltage	Vin		-0.5		Vdd + 0.5	V	1, 2
Input / Output voltage	Vi/o		-0.5		VDDQ + 0.5	V	1, 2
Operating ambient temperature	TA		0		70	°C	
Storage temperature	Tstg		-55		+125	°C	

Notes 1. -2.0 V (MIN.) (Pulse width : 2 ns)

2. VDDQ + 2.3 V (MAX.) (Pulse width : 2 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended DC Operating Conditions (TA = 0 to 70 °C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	Vdd		3.135	3.3	3.465	V
Output supply voltage	VddQ		3.135	3.3	3.465	V
High level input voltage	Vін		2.0		VDDQ + 0.3	V
Low level input voltage	VIL		-0.3 ^{Note}		+0.8	V

Note -0.8 V (MIN.) (Pulse Width : 2 ns)

Parameter	Symbol	Test condition		MIN.	TYP.	MAX.	Unit	Note
Input leakage current	lu	VIN (except ZZ, MODE) = 0 V to VDD		-2		+2	μA	
I/O leakage current	Ilo	$V_{I/O} = 0 V$ to $V_{DD}Q$, Outputs are disab	led	-2		+2	μA	
Operating supply current	ldd	Device selected, Cycle = MAX.	-A44			440	μA mA mA mA	
		$V_{\text{IN}} \leq V_{\text{IL}} \text{ or } V_{\text{IN}} \geq V_{\text{IH}}, \ I_{\text{I/O}} = 0 \ \text{mA}$	-A50			410		
			-A60			360		
	IDD1	Suspend cycle, Cycle = MAX.				180		
		/AC, /AP, /ADV, /GW, /BWEs \geq VIH,						
		$V_{\text{IN}} \leq V_{\text{IL}} \text{ or } V_{\text{IN}} \geq V_{\text{IH}}, \ I_{\text{I/O}} = 0 \ \text{mA}$						
Standby supply current	lsв	Device deselected, Cycle = 0 MHz				70	mA	
		$V_{IN} \leq V_{IL} \text{ or } V_{IN} \geq V_{IH}, \text{ All inputs are stated}$	atic					
	SB1	Device deselected, Cycle = 0 MHz			60			
		$V_{\text{IN}} \leq 0.2 \text{ V or } V_{\text{IN}} \geq V_{\text{DD}} - 0.2 \text{ V},$						
		$V_{\text{I/O}} \leq 0.2$ V, All inputs are static						
	SB2	Device deselected, Cycle = MAX.				130		
		$V_{IN} \leq V_{IL} \text{ or } V_{IN} \geq V_{IH}$						
Power down supply current	Isbzz	$ZZ \ge V_{DD} - 0.2 \text{ V}, \text{ V}_{I/O} \le V_{DD}Q + 0.2 \text{ V}$,			60	mA	
High level output voltage	Vон	Iон = -4.0 mA		2.4			V	
Low level output voltage	Vol	lo∟ = +8.0 mA	$ \leq V_{IL} \text{ or } V_{IN} \geq V_{IH}, \text{ All inputs are static} $ vice deselected, Cycle = 0 MHz $ \leq 0.2 \text{ V or } V_{IN} \geq V_{DD} - 0.2 \text{ V}, $ $ \geq 0.2 \text{ V}, \text{ All inputs are static} $ vice deselected, Cycle = MAX. 130 $ \leq V_{IL} \text{ or } V_{IN} \geq V_{IH} $ $ \geq V_{DD} - 0.2 \text{ V}, V_{I/O} \leq V_{DD}Q + 0.2 \text{ V} $ = -4.0 mA 2.4					

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)


Capacitance (TA = 25 °C, f = 1MHz)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	V _{IN} = 0 V			6.0	pF
Input / Output capacitance	Cı/o	$V_{I/O} = 0 V$			8.0	pF
Clock Input capacitance	Cclk	V _{clk} = 0 V			6.0	pF

Remark These parameters are periodically sampled and not 100% tested.

AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

AC Test Conditions




Output load condition

C∟ : 30 pF

5 pF (TKHQX1, TKHQX2, TGLQX, TGHQZ, TKHQZ)


External load at test




Remark CL includes capacitance's of the probe and jig, and stray capacitances.

Read and Write Cycle


Р	arameter	Sym	bol	-A	44	-A	50	-A	.60	Unit	Note
				(225	MHz)	(200	MHz)	(167	MHz)	-	
		Standard	Alias	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Cycle time		ткнкн	TCYC	4.4	-	5.0	-	6.0	-	ns	
Clock access	time	TKHQV	TCD	-	2.8	-	3.1	-	3.5	ns	
Output enable	e access time	TGLQV	TOE	-	2.8	-	3.1	-	3.5	ns	
Clock high to	output active	TKHQX1	TDC1	0	-	0	-	0	-	ns	
Clock high to output change		TKHQX2	TDC2	1.5	-	1.5	-	1.5	-	ns	
Output enable	e to output active	TGLQX	TOLZ	0	-	0	-	0	-	ns	
Output disabl	e to output High-Z	TGHQZ	TOHZ	0	2.8	0	3.1	0	3.5	ns	
Clock high to	output High-Z	TKHQZ	TCZ	1.5	2.8	1.5	3.1	1.5	3.5	ns	
Clock high pu	ock high pulse width		тсн	1.8	-	2.0	-	2.0	-	ns	
Clock low pulse width		TKLKH	TCL	1.8	-	2.0	-	2.0	-	ns	
Setup times	Address	ΤΑνκη	TAS	1.4	-	1.5	-	1.5	-	ns	
	Address status	TADSVKH	TSS								
	Data in	TDVKH	TDS								
	Write enable	тшүкн	TWS								
	Address advance	TADVVKH	-								
	Chip enable	TEVKH	-								
Hold times	Address	ТКНАХ	ТАН	0.4	-	0.5	-	0.5	-	ns	
	Address status	TKHADSX	TSH								
	Data in	TKHDX	TDH								
	Write enable	ткнwх	TWH								
	Address advance	TKHADVX	_								
	Chip enable	TKHEX	_								
Power down	entry time	TZZE	TZZE	-	8.8	-	10.0	-	12.0	ns	
Power down	recovery time	TZZR	TZZR	_	8.8	-	10.0	-	12.0	ns	






- 2. Outputs are disabled within two clock cycles after deselect.
- **3.** If /GW is set to low level or /BWE is set to low level and one of /BW1 to /BW4 is set to low level, Q1(A3) is not output.
- Remark Qn(A2) refers to output from address A2. Q1 to Q4 refer to outputs according to burst sequence.






Notes 1. All bytes WRITE can be initiated by /GW LOW or /GW HIGH and /BWE, /BW1 to /BW4 LOW.

 /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.



Notes 1. All bytes WRITE can be initiated by /GW LOW or /GW HIGH and /BWE, /BW1 to /BW4 LOW.
 2. /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.




Notes 1. All bytes WRITE can be initiated by /GW LOW or /GW HIGH and /BWE, /BW1 to /BW4 LOW.


- /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.
- 3. Outputs are disabled within two clock cycles after deselect.
- If /GW is set to low level or /BWE is set to low level and one of /BW1 to /BW4 is set to low level, Q1(A9) is not output.

Remark /AP is HIGH and /ADV is don't care.





23



Note VIN ≤ 0.2 V or VIN \geq VDD - 0.2 V, VI/O ≤ 0.2 V

JTAG Specifications

Only the 165-pin PLASTIC FBGA package of μ PD44322163, μ PD44322183, μ PD44322323 and μ PD44322363 support a limited set of JTAG functions as in IEEE standard 1149.1.

Test Access Port (TAP) Pins

Pin Name	Description
ТСК	Test Clock Input. All input are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select. This is the command input for the TAP controller state machine.
TDI	Test Data Input. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is deter-mined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction.
TDO	Test Data Output. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

Remark The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held high for five rising edges of TCK. The TAP controller state is also reset on the SRAM POWER-UP.

JTAG DC Characteristics (T_A = 0 to 70°C, V_{DD} = 3.3 ± 0.165 V)

Parameter Symbol Conditions MIN. TYP. MAX. Unit Note -5.0 JTAG Input leakage current L $0~V \leq V_{\text{IN}} \leq V_{\text{DD}}$ _ +5.0 μA $0 \ V \leq V_{\text{IN}} \leq V_{\text{DD}} Q \ ,$ JTAG I/O leakage current -5.0 +5.0 μA LO _ Outputs disabled VDD+0.3 V JTAG input high voltage Vін 2.0 _ JTAG input low voltage VIL -0.3 +0.5 V JTAG output high voltage Vон Iон = -4.0 mA 2.4 V _ _ V JTAG output low voltage Vol IoL = 8.0 mA _ _ 0.4

JTAG DC Characteristics (T_A = 0 to 70°C, V_{DD} = 2.5 ± 0.125 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
JTAG Input leakage current	lu	$0~V \leq V_{\text{IN}} \leq V_{\text{DD}}$	-5.0	-	+5.0	μA	
JTAG I/O leakage current	Ilo	$0 \ V \leq V_{\text{IN}} \leq V_{\text{DD}} Q \ ,$	-5.0	-	+5.0	μA	
		Outputs disabled					
JTAG input high voltage	Vін		1.7	I	Vdd+0.3	V	
JTAG input low voltage	VIL		-0.3	-	+0.5	V	
JTAG output high voltage	Vон	Іон = -2.0 mA	1.7			V	
		lo∟= −1.0 mA	2.1				
JTAG output low voltage	Vol	Іон = 2.0 mA			0.7	V	
		lo∟= 1.0 mA			0.4		

(1/2)

(2/2)

JTAG AC Test Conditions (T_A = 0 to 70 °C)






Output waveform




Output load



JTAG AC Characteristics (T_A = 0 to 70 °C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Clock Cycle Time (TCK)	tтнтн		100		-	ns	
Clock Phase Time (TCK)	tтнт∟ / tт∟тн		40		-	ns	
Setup Time (TMS / TDI)	t мvтн / t dvтн		10		-	ns	
Hold Time (TMS / TDI)	tтнмх / tтнdx		10		-	ns	
TCK Low to TDO Valid (TDO)	tτlqv		_		20	ns	

JTAG Timing Diagram



Scan Register Definition (1)

Register name	Description
Instruction register	The instruction register holds the instructions that are executed by the TAP controller when it is moved into the run-test/idle or the various data register state. The register can be loaded when it is placed between the TDI and TDO pins. The instruction register is automatically preloaded with the IDCODE instruction at power-up whenever the controller is placed in test-logic-reset state.
Bypass register	The bypass register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAMs TAP to another device in the scan chain with as little delay as possible.
ID register	The ID Register is a 32 bit register that is loaded with a device and vendor specific 32 bit code when the controller is put in capture-DR state with the IDCODE command loaded in the instruction register. The register is then placed between the TDI and TDO pins when the controller is moved into shift-DR state.
Boundary register	The boundary register, under the control of the TAP controller, is loaded with the contents of the RAMs I/O ring when the controller is in capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to shift-DR state. Several TAP instructions can be used to activate the boundary register. The Scan Exit Order tables describe which device bump connects to each boundary register location. The first column defines the bit's position in the boundary register. The shift register bit nearest TDO (i.e., first to be shifted out) is defined as bit 1. The second column is the name of the input or I/O at the bump and the third column is the bump number.

Scan Register Definition (2)

Register name		Unit
Instruction register	3	bit
Bypass register	1	bit
ID register	32	bit
Boundary register	77	bit

ID Register Definition

Part number	Organization	ID [31:28] vendor revision no.	ID [27:12] part no.	ID [11:1] vendor ID no.	ID [0] fix bit
µPD44322163	2M x 16	XXXX	XXXX XXXX XXXX XXXX	00000010000	1
μPD44322183	2M x 18	XXXX	XXXX XXXX XXXX XXXX	00000010000	1
µPD44322323	1M x 32	XXXX	XXXX XXXX XXXX XXXX	00000010000	1
µPD44322363	1M x 36	XXXX	XXXX XXXX XXXX XXXX	00000010000	1

SCAN Exit Order

[µPD44322163 (2M words by 16 bits)]

	μ. =		 0.00 0	, 10 8100/1	
Bit no.	Signal name	Bump ID	Bit no.	Signal name	Bump ID
1	A19	6N	40	/CE2	6A
2	A17	8P	41	/BW1	5B
3	A10	8R	42	NC	5A
4	A11	9R	43	/BW2	4A
5	A13	9P	44	NC	4B
6	A14	10P	45	CE2	3B
7	A15	10R	46	/CE	ЗA
8	A16	11R	47	A7	2A
9	A18	11P	48	A6	2B
10	ZZ	11H	49	NC	1B
11	NC	11N	50	NC	1A
12	NC	11M	51	NC	1C
13	NC	11L	52	NC	1D
14	NC	11K	53	NC	1E
15	NC	11J	54	NC	1F
16	I/O1	10M	55	NC	1G
17	I/O2	10L	56	I/O9	2D
18	I/O3	10K	57	I/O10	2E
19	I/O4	10J	58	I/O11	2F
20	I/O5	11G	59	I/O12	2G
21	I/O6	11F	60	I/O13	1J
22	I/07	11E	61	I/O14	1K
23	I/O8	11D	62	I/O15	1L
24	NC	11C	63	I/O16	1M
25	NC	10F	64	NC	1N
26	NC	10E	65	NC	2K
27	NC	10D	66	NC	2L
28	NC	10G	67	NC	2M
29	A20	11A	68	NC	2J
30	NC	11B	69	A5	2R
31	A9	10A	70	MODE	1R
32	A8	10B	71	A4	3P
33	/ADV	9A	72	A3	3R
34	/AP	9B	73	A2	4R
35	/AC	8A	74	A12	4P
36	/G	8B	75	A1	6P
37	/BWE	7A	76	A0	6R
38	/GW	7B			
39	CLK	6B			

	[μPD443	21183 (2	Μ	words	by 18 bits
Bit	Signal	Bump		Bit	Signal
no.	name	ID		no.	name
1	A19	6N		40	/CE2
2	A17	8P		41	/BW1
3	A10	8R		42	NC
4	A11	9R		43	/BW2
5	A13	9P		44	NC
6	A14	10P		45	CE2
7	A15	10R		46	/CE
8	A16	11R		47	A7
9	A18	11P		48	A6
10	ZZ	11H		49	NC
11	NC	11N		50	NC
12	NC	11M		51	NC
13	NC	11L		52	NC
14	NC	11K		53	NC
15	NC	11J		54	NC
16	I/O1	10M		55	NC
17	I/O2	10L		56	I/O9
18	I/O3	10K		57	I/O10
19	I/O4	10J		58	I/O11
20	I/O5	11G		59	I/O12
21	I/O6	11F		60	I/O13
22	I/07	11E		61	I/O14
23	I/O8	11D		62	I/O15
24	I/OP1	11C		63	I/O16
25	NC	10F		64	I/OP2
26	NC	10E		65	NC
27	NC	10D		66	NC
28	NC	10G		67	NC
29	A20	11A		68	NC
30	NC	11B		69	A5
31	A9	10A		70	MODE
32	A8	10B		71	A4
33	/ADV	9A		72	A3
34	/AP	9B		73	A2
35	/AC	8A		74	A12
36	/G	8B		75	A1
37	/BWE	7A		76	A0
38	/GW	7B			
39	CLK	6B			
-	1				

[μPD44321183 (2M words by 18 bits)]

Bump ID 6A 5B 5A 4A 4B 3B ЗA 2A 2B 1B 1A 1C 1D 1E 1F 1G 2D 2E 2F 2G 1J 1K 1L 1M 1N 2K 2L 2M 2J 2R 1R 3P 3R 4R 4P 6P 6R

[µPD44322323	(1M words	by 32 bits)]
---------------	-----------	--------------

1					1	1
Bit no.	Signal name	Bump ID		Bit no.	Signal name	Bump ID
1	A19	6N		40	/CE2	6A
2	A17	8P		41	/BW1	5B
3	A10	8R		42	/BW2	5A
4	A11	9R		43	/BW3	4A
5	A13	9P		44	/BW4	4B
6	A14	10P		45	CE2	3B
7	A15	10R		46	/CE	ЗA
8	A16	11R		47	A7	2A
9	A18	11P		48	A6	2B
10	ZZ	11H		49	NC	1B
11	NC	11N		50	NC	1A
12	I/O1	11M		51	NC	1C
13	I/O2	11L		52	I/O17	1D
14	I/O3	11K		53	I/O18	1E
15	I/O4	11J		54	I/O19	1F
16	I/O5	10M		55	I/O20	1G
17	I/O6	10L		56	I/O21	2D
18	I/07	10K		57	I/O22	2E
19	I/O8	10J		58	I/O23	2F
20	I/O9	11G		59	I/O24	2G
21	I/O10	11F		60	I/O25	1J
22	I/O11	11E		61	I/O26	1K
23	I/012	11D		62	I/O27	1L
24	I/O13	10G		63	I/O28	1M
25	I/014	10F		64	I/O29	2J
26	I/O15	10E		65	I/O30	2K
27	I/O16	10D		66	I/O31	2L
28	NC	11C		67	I/O32	2M
29	NC	11A		68	NC	1N
30	NC	11B		69	A5	2R
31	A9	10A		70	MODE	1R
32	A8	10B		71	A4	3P
33	/ADV	9A		72	A3	3R
34	/AP	9B		73	A2	4R
35	/AC	8A		74	A12	4P
36	/G	8B		75	A1	6P
37	/BWE	7A		76	A0	6R
38	/GW	7B				
39	CLK	6B				
			-			

[µPD44322363 (1M words by 36 bits)]

[μPD44322363 (1M words by 36 bits)]								
Signal name	Bump ID		Bit no.	Signal name	Bump ID			
A19	6N		40	/CE2	6A			
A17	8P		41	/BW1	5B			
A10	8R		42	/BW2	5A			
A11	9R		43	/BW3	4A			
A13	9P		44	/BW4	4B			
A14	10P		45	CE2	3B			
A15	10R		46	/CE	ЗA			
A16	11R		47	A7	2A			
A18	11P		48	A6	2B			
ZZ	11H		49	NC	1B			
I/OP1	11N		50	NC	1A			
I/O1	11M		51	I/OP3	1C			
I/O2	11L		52	I/O17	1D			
I/O3	11K		53	I/O18	1E			
I/O4	11J		54	I/O19	1F			
I/O5	10M		55	I/O20	1G			
I/O6	10L		56	I/O21	2D			
I/07	10K		57	I/O22	2E			
I/O8	10J		58	I/O23	2F			
I/O9	11G		59	I/O24	2G			
I/O10	11F		60	I/O25	1J			
I/O11	11E		61	I/O26	1K			
I/O12	11D		62	I/O27	1L			
I/O13	10G		63	I/O28	1M			
I/O14	10F		64	I/O29	2J			
I/O15	10E		65	I/O30	2K			
I/O16	10D		66	I/O31	2L			
I/OP2	11C		67	I/O32	2M			
NC	11A		68	I/OP4	1N			
NC	11B		69	A5	2R			
A9	10A		70	MODE	1R			
A8	10B		71	A4	3P			
/ADV	9A		72	A3	3R			
/AP	9B		73	A2	4R			
/AC	8A		74	A12	4P			
/G	8B		75	A1	6P			
/BWE	7A		76	A0	6R			
/GW	7B							
CLK	6B							

JTAG Instructions


Instructions	Description
EXTEST	EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register, whatever length it may be in the device, is loaded with all logic 0s. EXTEST is not implemented in this device. Therefore this device is not 1149.1 compliant. Nevertheless, this RAMs TAP does respond to an all zeros instruction, as follows. With the EXTEST (000) instruction loaded in the instruction register the RAM responds just as it does in response to the SAMPLE instruction, except the RAM output are forced to high impedance any time the instruction is loaded.
IDCODE	The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture-DR mode and places the ID register between the TDI and TDO pins in shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the test-logic-reset state.
BYPASS	The BYPASS instruction is loaded in the instruction register when the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.
SAMPLE	Sample is a Standard 1149.1 mandatory public instruction. When the sample instruction is loaded in the instruction register, moving the TAP controller into the capture-DR state loads the data in the RAMs input and I/O buffers into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e., in a metastable state). Although allowing the TAP to sample metastable input will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup plus hold time (tcs plus tcH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents the boundary scan register. Moving the controller to shift-DR state then places the boundary scan register between the TDI and TDO pins. This functionality is not Standard 1149.1 compliant.
SAMPLE-Z	If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (High impedance) and the boundary register is connected between TDI and TDO when the TAP controller is moved to the shift-DR state.

JTAG Instruction Cording

IR2	IR1	IR0	Instruction	Note
0	0	0	EXTEST	1
0	0	1	IDCODE	
0	1	0	SAMPLE-Z	1
0	1	1	BYPASS	
1	0	0	SAMPLE	
1	0	1	BYPASS	
1	1	0	BYPASS	
1	1	1	BYPASS	

Note 1. TRISTATE all data drivers and CAPTURE the pad values into a SERIAL SCAN LATCH.

TAP Controller State Diagram





Disabling The Test Access Port

It is possible to use this device without utilizing the TAP. To disable the TAP Controller without interfering with normal operation of the device, TCK must be tied to Vss to preclude mid level inputs.

TDI and TMS are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to V_{DD} through a 1 k Ω resistor.

TDO should be left unconnected.







34

Package Drawings

100-PIN PLASTIC LQFP (14x20)





Q

detail of lead end

В	20.0±0.2
С	14.0±0.2
D	16.0±0.2
F	0.825
G	0.575
Н	$0.32^{+0.08}_{-0.07}$
I	0.13
J	0.65 (T.P.)
К	1.0±0.2
L	0.5±0.2
М	$0.17\substack{+0.06\\-0.05}$
Ν	0.10
Р	1.4
Q	0.125±0.075
R	3°+7° -3°
S	1.7 MAX.
	S100GF-65-8ET-1

ITEM MILLIMETERS


A

22.0±0.2

NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

165-PIN PLASTIC FBGA (15x17)



This package drawing is a preliminary version. It may be changed in the future.

D	15.00
E	17.00
ZD	2.50
ZE	1.50
е	1.00
h	0.60
А	1.40
A1	0.40
A2	1.00
b	0.45
у	0.08
х	0.08
w	0.15
y1	0.20
,.	

Recommended Soldering Condition

Please consult with our sales offices for soldering conditions of the μ PD44322163, μ PD44322183, μ PD44322323 and μ PD44322363.

Types of Surface Mount Devices

μPD44322163GF	: 100-pin PLASTIC LQFP (14 x 20)
μPD44322183GF	: 100-pin PLASTIC LQFP (14 x 20)
μPD44322323GF	: 100-pin PLASTIC LQFP (14 x 20)
μPD44322363GF	: 100-pin PLASTIC LQFP (14 x 20)
μPD44322163F1-FQ2	: 165-pin PLASTIC FBGA (15 x 17)
μPD44322183F1-FQ2	: 165-pin PLASTIC FBGA (15 x 17)
μPD44322323F1-FQ2	: 165-pin PLASTIC FBGA (15 x 17)
µPD44322363F1-FQ2	: 165-pin PLASTIC FBGA (15 x 17)

[MEMO]

NOTES FOR CMOS DEVICES -

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
 rights of third parties by or arising from use of a device described herein or any other liability arising from use
 of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
 intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.