#### **Philips Components-Signetics**

Document No.	853-1465				
ECN No.	000323				
Date of Issue	September 6, 1990				
Status	Product Specification				
Application Specific Products					

# 83C654/87C654 CMOS single-chip 8-bit microcontroller

#### DESCRIPTION

The 83C654/87C654 Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 83C654/87C654 has the same instruction set as the 80C51. Two versions of the derivative exist:

83C654 – 16k bytes mask programmable ROM

87C654 - EPROM version


This device provides architectural enhancements that make it applicable in a variety of applications for general control systems. The 8XC654 contains a nonvolatile 16k X 8 read-only program memory (83C654) EPROM (87C654), a volatile 256 X 8 read/write data memory, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a multi-source, two-prioritylevel, nested interrupt structure, an I2C interface, UART and on-chip oscillator and timing circuits. For systems that require extra capability, the 8XC654 can be expanded using standard TTL compatible memories and logic.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 12MHz crystal, 58% of the instructions are executed in 1µs and 40% in 2µs. Multiply and divide instructions require 4µs.

#### **FEATURES**

- 80C51 central processing unit
- 16k X 8 ROM expandable externally to 64k bytes
- 256 X 8 RAM, expandable externally to 64k bytes
- Two standard 16-bit timer/counters
- Four 8-bit I/O ports
- I<sup>2</sup>C-bus serial I/O port with byte oriented master and slave functions
- Full-duplex UART facilities
- Power control modes
- Idle mode
- Power-down mode
- Five package styles
- Extended temperature ranges
- OTP package available

#### **PIN CONFIGURATION**




# 83C654/87C654


#### PART NUMBER SELECTION

PHILIPS		PHILIPS	COMPONENTS-SIG				
ROMiess ROM		ROMIess ROM EPROM		EPROM	TEMPERATURE °C AND PACKAGE	FREQ.	
PCB80C652P	PCB83C654P	S80C652-1N40	S83C654-1N40	S87C654-1N40	0 to +70, PDIP	12	
				S87C654-1F40	0 to +70, CDIP	12	
PCB80C652WP	PCB83C654WP	S80C652-1A44	S83C654-1A44	S87C654-1A44	0 to +70, PLCC	12	
				S87C654-1K44	0 to +70, CLCC	12	
PCB80C652H	PCB83C654H	S80C652-1B44	S83C654-1B44		0 to +70, PQFP	12	
PCF80C652P	PCF83C654P	S80C652-2N40	S83C654-2N40	S87C654-2N40	-40 to +85, PDIP	12	
				S87C654-2F40	-40 to +85, CDIP	12	
PCF80C652WP	PCF83C654WP	S80C652-2A44	S83C654-2A44	S87C654-2A44	40 to +85, PLCC	12	
				S87C654-2K44	-40 to +85, CLCC	12	
PCF80C652H	PCF83C654H	S80C652-2B44	\$83C654-2B44		-40 to +85, PQFP	12	
<del></del>				S87C654-4N40	0 to +70, PDIP	16	
				S87C654-4F40	0 to +70, CDIP	16	
				S87C654-4A44	0 to +70, PLCC	16	
		_		S87C654-4K44	0 to +70, CLCC	16	
				S87C654-5N40	-40 to +85, PDIP	16	
				S87C654-5F40	-40 to +85, CDIP	16	
			]	S87C654-5A44	-40 to +85, PLCC	16	
				S87C654-5K44	-40 to +85, CLCC	16	
PCA80C652P	PCA83C654P	S80C652-6N40	S83C654-6N40		-40 to +125, PDIP	12	
PCA80C652WP	PCA83C654WP	S80C652-6A44	\$83C654-6A44		-40 to +125, PLCC	12	
PCA80C652H	PCA83C654H	S80C652-6B44	\$83C654-6B44		-40 to +125, PQFP	12	

#### LCC AND QFP PIN FUNCTIONS




## **LOGIC SYMBOL**



# 83C654/87C654

#### **BLOCK DIAGRAM**



# 83C654/87C654

#### **PIN DESCRIPTION**

	DIP	100/						
· ·	ŀ	LCC/ QFP	TYPE	NAME AND FUNCTION				
V <sub>SS</sub> 2	20	22	T	Ground: 0V reference.				
V <sub>CC</sub> 4	40	44	1	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.				
P0.0-0.7 39-	9-32	43–46	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the 87C654. External pull-ups are required during program verification.				
P1.6	1-8 7 8	2–9 8 9	1/O 1/O 1/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>II</sub> ). Port 1 also receives the low-order address byte during program memory verification. Alternate functions include: SCL: I <sup>2</sup> C-bus serial port clock line.  SDA: I <sup>2</sup> C-bus serial port data line.				
	•	ĭ I		•				
P2.0-P2.7 21-	128	24–31	I <i>/</i> O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: In.). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 emits the contents of the P2 special function register.				
1	0–17 10 11 12 13 14 15 16 17	11, 13–19 11 13 14 15 16 17 18 19	≥ -000	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: Ii <sub>R</sub> ). Port 3 also serves the special features of the 80C51 family, as listed below: RxD (P3.0): Serial input port TxD (P3.1): Serial output port INT0 (P3.2): External interrupt INT1 (P3.3): External interrupt INT1 (P3.3): External input IT (P3.5): Timer 1 external input IT (P3.5): Timer 1 external input IT (P3.5): External data memory write strobe RD (P3.7): External data memory read strobe				
RST	9	10	ı	<b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to $V_{SS}$ permits a power-on reset using only an external capacitor to $V_{CC}$ .				
ALE/PROG 3	30	33	1/0	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming.				
PSEN 2	29	32	0	Program Store Enable: The read strobe to external program memory. When the 87C654 is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.				
EA/V <sub>PP</sub>	31	35	I	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H and 1FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 1FFFH. This pin also receives the 12.75V programming supply voltage (V <sub>PP</sub> ) during EPROM programming.				
XTAL1 1	19	21	ı	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.				
XTAL2 1	18	20	0	Crystal 2: Output from the inverting oscillator amplifier.				

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than V<sub>CC</sub> + 0.5V or V<sub>SS</sub> - 0.5V, respectively.

..............................

# **CMOS single-chip 8-bit microcontroller**

### 83C654/87C654

#### **OSCILLATOR CHARACTERISTICS**

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol, page 2.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

#### Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24

oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V<sub>CC</sub> and RST must come up at the same time for a proper startup.

#### Idle Mode

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode

can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

#### Power-Down Mode

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode, the control bits for the reduced power modes are in the special function register PCON. Table 1 shows the state of the I/O ports during low current operating modes.

Table 1. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

#### Serial Control Register (S1CON) - See Table 2

SICON (D8H) CR2 ENSI STA STO SI AA CR1 CR0

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

**Table 2. Serial Clock Rates** 

			BIT FRE	QUENCY (kHz	) AT fosc	fosc DIVIDED BY	
CR21	CR1	CRO	6MHz	12MHz	16MHz <sup>1</sup>		
	0	0	23	47	62.5	256¹	
Õ	Ιŏ	1	27	54	71	2241	
ō	l 1	Ιò	31.25	62.5	83.3	192 <sup>1</sup>	
Ŏ	l 1	1	37	75	100	160 <sup>1</sup>	
1	اها	l o	6.25	12.5	17	960	
1	Ó	1 1	50	100	133 <sup>2</sup>	120	
1	li	ò	100	200 <sup>2</sup>	267 <sup>2</sup>	60	
1	1	1	0.25 < 31.25	0.5 < 62.5	0.67 < 83.3	96 x (256 – (reload value Timer 1)) (Reload value range: 0 – 254 in mode 2)	

#### NOTES:

1. The CR2 control bit is only implemented on the 16MHz version.

2. These frequencies exceed the upper limit of 100kHz of the I<sup>2</sup>C-bus specification and cannot be used in an I<sup>2</sup>C-bus application.

83C654/87C654

#### **ABSOLUTE MAXIMUM RATINGS<sup>1, 2, 3</sup>**

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage on EA/V <sub>PP</sub> to V <sub>SS</sub> (87C654 only)	-0.5 to + 13	V
Voltage on any other pin to V <sub>SS</sub>	-0.5 to + 6.5	٧
Input, output current on any single pin	±5	mA
Input, output current on any two pins	±10	mΑ
Power dissipation (based on package heat transfer limitations, not device power consumption)	1	W

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section

of this specification is not implied.

This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise

# 83C654/87C654

#### DC ELECTRICAL CHARACTERISTICS

 $T_A$  = 0°C to +70°C, or  $T_A$  = -40°C to +85°C/+125°C,  $V_{CC}$  = 5V  $\pm 10\%,\ V_{SS}$  = 0V

		TEST	LIA		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	٧
lcc	Supply current:	See note 1			
	Active mode	See notes 2 and 3	1	38	mA
	.,,	See notes 2 and 4		38	mĄ
	Idle mode	See notes 3 and 5	l	8	mA
	Power-down mode	See notes 4 and 5		8 50	mA
	Fower-down mode	See notes 3, 6, and 7 See notes 4, 6, and 7		135	μA
		See notes 4, 6, and 7		135	μΑ
Inputs					
V <sub>IL</sub>	Input low voltage, except EA,P1.6/SCL, P1.7/SDA	T <sub>A</sub> = 0°C to +70°C	-0.5	0.2V <sub>CC</sub> -0.1	
		$T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	-0.5	0.2V <sub>CC</sub> -0.15	
		T <sub>A</sub> = -40°C to +125°C	<i>-</i> -0.5	0.2V <sub>CC</sub> -0.25	
V <sub>IL1</sub>	Input low voltage to EA	$T_A = 0^{\circ}C$ to +70°C	-0.5	0.2V <sub>CC</sub> -0.3	٧
		T <sub>A</sub> = -40°C to +85°C	0.5	0.2V <sub>CC</sub> -0.35	
		$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	0.5	0.2V <sub>CC</sub> -0.45	,_
V <sub>IL2</sub>	Input low voltage to P1.6/SCL, P1.7/SDA <sup>8</sup>		0.5	0.3V <sub>CC</sub>	>
$V_{iH}$	Input high voltage, except XTAL1, RST, P1.6/SCL, P1.7/SDA	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	0.2V <sub>CC</sub> +0.9	V <sub>CC</sub> +0.5	٧
		T <sub>A</sub> = -40°C to +85°C	0.2V <sub>CC</sub> +1.0	V <sub>CC</sub> +0.5	
	<u></u>	$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	0.2V <sub>CC</sub> +1.0	V <sub>CC</sub> +0.5	
VIH1	Input high voltage, XTAL1, RST	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	0.7V <sub>CC</sub>	V <sub>CC</sub> +0.5	ν
		T <sub>A</sub> = -40°C to +85°C	0.7V <sub>CC</sub> + 0.1	V <sub>CC</sub> +0.5	
		$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	0.7V <sub>CC</sub> + 0.1	V <sub>CC</sub> +0.5	
V <sub>IH2</sub>	Input high voltage, P1.6/SCL, P1.7/SDA <sup>8</sup>		0.7V <sub>CC</sub>	6.0	V
-1 <sub>1</sub> L	Logical 0 input current, ports 1, 2, 3, 4, except	$V_{IN} = 0.45V$		J 50 1	μA
	P1.6/SCL, P1.7/SDA	$T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		50 75	
		T <sub>A</sub> = -40°C to +125°C		75	
-/ <sub>TL</sub>	Logical 1-to-0 transition current, ports 1, 2, 3,	See note 9	<b></b>		μA
- 112	except P1.6/SCL, P1.7/SDA	$T_A = 0^{\circ}C$ to $+70^{\circ}C$	ł	650	μ.,
		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		750	
		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	L	750	
±l <sub>lL1</sub>	Input leakage current, port 0, EA	0.45V < V <sub>I</sub> < V <sub>CC</sub>		10	μА
±1 <sub>IL2</sub>	Input leakage current, P1.6/SCL, P1.7/SDA	0V < V <sub>1</sub> < 5.5V		10	μА
- 1.2		0V < V <sub>CC</sub> < 5.5V		]	μΛ
Outputs	·		•		
V <sub>OL</sub>	Output low voltage, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	l <sub>OL</sub> = 1.6mA <sup>10, 11</sup>		0.45	٧
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN	i <sub>OL</sub> = 3.2mA <sup>10, 11</sup>		0.45	٧
V <sub>OL2</sub>	Output low voltage, P1.6/SCL, P1.7/SDA	$I_{OL} = 3.0 \text{mA}^{10, 11}$		0.4	٧
V <sub>OH</sub>	Output high voltage, ports 1, 2, 3	-l <sub>OH</sub> ≈ 60µA	2.4		٧
		$-I_{OH} = 25 \mu A$	0.75V <sub>CC</sub>		٧
		-l <sub>OH</sub> = 10μ <b>A</b>	0.9V <sub>CC</sub>		V
V <sub>OH1</sub>	Output high voltage (port 0 in external bus mode, ALE,	-l <sub>OH</sub> = 800μA	2.4		
3	PSEN)12		0.75V <sub>CC</sub>		v
		-l <sub>OH</sub> = 300μ <b>A</b>	0.73VCC		v
	lateral and will design assisted	-l <sub>OH</sub> = 80μA	50	150	kohm
R <sub>AST</sub>	Internal reset pull-down resistor	Tool from 11411-	30	10	
C <sub>IO</sub>	Pin capacitance	Test freq ≈ 1MHz,		"	pF
		T <sub>A</sub> = 25°C		i	

NOTES: See Next Page.

83C654/87C654

#### NOTES FOR DC ELECTRICAL CHARACTERISTICS

- 1. See Figures 8 through 11 for I<sub>CC</sub> test conditions.
- The operating supply current is measured with all output pins disconnected; XTAL1 driven with t<sub>i</sub> = t<sub>i</sub> = 10ns; V<sub>IL</sub> = V<sub>SS</sub> + 0.5V; V<sub>H</sub> = V<sub>CC</sub> -0.5V; XTAL2 not connected; EA = RST = Port 0 = P1.6 = P1.7 = V<sub>CC</sub>: f<sub>CLK</sub> = 16MHz. See Figure 8.
- 3. This applies to 0 to 70°C and -40 to +85°C temperature range devices.
- 4. This applies to the -40 to +125°C temperature range device.
- 5. The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with t, = tr = 10ns; ViL = VSS + 0.5V; VIH = VCC -0.5V; XTAL2 not connected; EA = Port 0 = P1.6 = P1.7 = V<sub>CC</sub>; RST = V<sub>SS</sub>; f<sub>CLK</sub> = 16MHz. See Figure 9.
- The power-down current is measured with all output pins disconnected; XTAL2 not connected; EA = Port 0 = P1.6 = P1.7 = V<sub>CC</sub>; RST = V<sub>SS</sub>. See Figure 11.
- 7. 2V ≤ V<sub>PD</sub> ≤ V<sub>CC</sub>max.
  8. The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I<sup>2</sup>C specification, so an input voltage below 0.3V<sub>CC</sub> will be recognized as a logic 0 while an input voltage above 0.7V<sub>CC</sub> will be recognized as a logic 1.
- 9. Pins of ports 1, 2, and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V<sub>IN</sub> is approximately 2V.
- 10. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V<sub>OL</sub>s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IQL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.
- 11. Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows: Maximum I<sub>OL</sub> = 10mA per port pin; Maximum I<sub>OL</sub> = 11. Under steady state (non-transient) conditions, (i) must be externally immed as lowers, maximum loc = 10th per port pin, maximum loc = 26mA total for Port 0; Maximum loc = 15mA total for Port 1, 2, and 3; Maximum loc = 71mA total for all output pins. If loc exceeds the test conditions, Voc may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

  12. Capacitive loading on ports 0 and 2 may cause the VoH on ALE and PSEN to momentarily fall below the 0.9V<sub>CC</sub> specification when the ad-
- dress bits are stabilizing.

## 83C654/87C654

#### **AC ELECTRICAL CHARACTERISTICS**

 $T_A = 0^{\circ}\text{C}$  to +70°C, or  $T_A = -40^{\circ}\text{C}$  to +85°C/+125°C,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V^{1,2}$ 

			12MHz	CLOCK	VARIABL	]		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN MAX		דואט	
1/tolol	1	Oscillator frequency		_	1.2	16	MHz	
ัเหน	1	ALE pulse width	127		2t <sub>CLCL</sub> -40		ns	
AVLL	1	Address valid to ALE low	28		t <sub>CLCL</sub> -55		กร	
LLAX	1	Address hold after ALE low	48		t <sub>CLCL</sub> -35		ns	
t <sub>LLIV</sub>	1	ALE low to valid instruction in		233		4t <sub>CLCL</sub> -100	ns	
LLPL	1	ALE low to PSEN low	43		t <sub>CLCL</sub> -40		ns	
РСРН	1	PSEN pulse width	205		3t <sub>CLCL</sub> -45		ns	
PLIV	1	PSEN low to valid instruction in		145		3t <sub>CLCL</sub> -105	ns	
Рхіх	1	Input instruction hold after PSEN	0		0		ns	
Pxiz	1	Input instruction float after PSEN		59		t <sub>CLCL</sub> -25	ns	
VIVA	1	Address to valid instruction in		312		5t <sub>CLCL</sub> -105	ns	
PLAZ	1	PSEN low to address float		10		10	ns	
Data Memory								
t <sub>AVLL</sub>	2, 3	Address valid to ALE low	48		t <sub>CLCL</sub> -35		ns	
ALRH	2, 3	RD pulse width	400		6t <sub>CLCL</sub> -100		ns	
WLWH	2, 3	WR pulse width	400		6t <sub>CLCL</sub> -100		ns	
RLDV	2, 3	RD low to valid data in		252		5t <sub>CLCL</sub> -165	ns	
RHDX	2, 3	Data hold after RD	0		0		ns	
RHOZ	2, 3	Data float after RD		97		2t <sub>CLCL</sub> -70	ns	
LLDV	2, 3	ALE low to valid data in		517		8t <sub>CLCL</sub> -150	ns	
AVDV	2, 3	Address to valid data in		585		9t <sub>CLCL</sub> -165	ns	
LLWL	2, 3	ALE low to FID or WR low	200	300	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	ns	
AVWL	2,3	Address valid to WR low or RD low	203		4t <sub>CLCL</sub> -130		ns	
QVWX	2, 3	Data valid to WR transition	23		CLCL-60		ns	
DW W	2, 3	Data setup time before WR	433		7t <sub>CLCL</sub> -150		ns	
whax	2, 3	Data hold after WR	33		t <sub>CLCL</sub> -50		ns	
RLAZ	2, 3	RD low to address float		0		0	ns	
WHLH	2,3	RD or WR high to ALE high	43	123	t <sub>CLCL</sub> -40	tclcl+40	ns	
Shift Register					5202	0.00		
XLXL	4	Serial port clock cycle time <sup>4</sup>	1.0		12t <sub>CLCL</sub>		μs	
OVXH	4	Output data setup to clock rising edge <sup>4</sup>	700		10t <sub>CLCL</sub> -133		ns	
XHQX	4	Output data hold after clock rising edge <sup>4</sup>	50		2t <sub>CLCL</sub> -117		ns	
XHDX	4	Input data hold after clock rising edge <sup>4</sup>	0		0		ns	
XHDV	4	Clock rising edge to input data valid4		700		10t <sub>CLCL</sub> 133	ns	
External Cloc		· '	<u> </u>					
CHCX	5	High time <sup>4</sup>	20		20	tolor - trow	ns	
CLCX	5	Low time <sup>4</sup>	20		20	CLCL - THIGH	กร	
CLCX	5	Rise time <sup>4</sup>		20		20	ns	
CHCL	5	Fall time <sup>4</sup>		20		20	ns	

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 The shift register has been characterized for the 87C654 only.

4. These values are characterized but not 100% production tested.

## 83C654/87C654

#### **EXPLANATION OF THE AC SYMBOLS**


Each timing symbol has five characters. The first character is always "t" (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:


- A Address
- C Clock
- D Input data
- H Logic level high
- I Instruction (program memory contents)
- L Logic level low, or ALE

- P PSEN
- Q Output data
- R RD signal
- t Time
- V Valid
- W WR signal
- X No longer a valid logic level
- Z Float


Examples: t<sub>AVLL</sub> = Time for address valid to ALE low.


LLPL = Time for ALE low to PSEN low.







## 83C654/87C654







## 83C654/87C654










## 83C654/87C654









<sup>·</sup> NOTE:

Ports 1.6 and 1.7 should be connected to V<sub>CC</sub> through resistors of sufficiently high value such that the sink current into these pine does not exceed the I<sub>QL1</sub> specification.

## 83C654/87C654

#### **EPROM CHARACTERISTICS**

The 87C654 is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V<sub>PP</sub> (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C654 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C654 manufactured by Philips Components.

Table 3 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the lock bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 12 and 13. Figure 14 shows the circuit configuration for normal program memory verification.

#### **Quick-Pulse Programming**

The setup for microcontroller quick-pulse programming is shown in Figure 12. Note that the 87C654 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 12. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 3 are held at the 'Program Code Data' levels indicated in Table 3. The ALE/PROG is pulsed low 25 times as shown in Figure 13.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the lock bits, repeat the 25 pulse programming sequence using the 'Pgm Lock Bit' levels. After one lock bit is programmed, further programming of the code memory and encryption table is disabled. However, the other lock bit can still be programmed.

Note that the EA/V<sub>PP</sub> pin must not be allowed to go above the maximum specified V<sub>PP</sub> level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V<sub>PP</sub> source should be well regulated and free of glitches and overshoot.

#### **Program Verification**

If lock bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 14. The other pins are held at the 'Verify Code Data' levels indicated in Table 3. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

#### Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = 99H indicates 87C654

#### Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 3, and which satisfies the timing specifications, is suitable.

#### **Erasure Characteristics**

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorgias part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000uW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient. Erasure leaves the array in an all 1s state.

Table 3. EPROM Programming Modes

table of Et 110 mt 1 agramming means									
MODE	RST	PSEN	ALE/PROG	EA/V <sub>PP</sub>	P2.7	P2.6	P3.7	P3.6	
Read signature	1	0	1	1	0	0	0	0	
Program code data	1	0	0-	V <sub>PP</sub>	. 1	0	1	1	
Verify code data	1	0	1	1	0	0	1	1	
Pgm encryption table	1	0	0*	V <sub>PP</sub>	1 .	0	1	0	
Pgm lock bit 1	1	0	0*	V <sub>PP</sub>	11	1	1	1	
Pgm lock bit 2	1	0	0,	V <sub>PP</sub>	1	1	0	0	

#### NOTES:

1. '0' = Valid low for that pin, '1' = valid high for that pin.


2.  $V_{PP} = 12.75V \pm 0.25V$ .


V<sub>CC</sub> = 5V±10% during programming and verification.


\*ALE/PROG receives 25 programming pulses while V<sub>PP</sub> is held at 12.75V. Each programming pulse is low for 100µs (±10µs) and high for a minimum of 10µs.

<sup>™</sup>Trademark phrase of Intel Corporation.

# 83C654/87C654







## 83C654/87C654

#### **EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS**

 $T_A = 21^{\circ}C$  to +27°C,  $V_{CC} = 5V_{\pm}10\%$ ,  $V_{SS} = 0V$  (See Figure 15)

SYMBOL	PARAMETER	MIN	XAM	UNIT
V <sub>PP</sub>	Programming supply voltage	12.5	13.0	٧
Ірр	Programming supply current		50	mA
1/t <sub>CLCL</sub>	Oscillator frequency	4	6	MHz
t <sub>avgl</sub>	Address setup to PROG low	48t <sub>CLCL</sub>		
t <sub>GHAX</sub>	Address hold after PROG	48t <sub>CLCL</sub>		
<sup>t</sup> ovgl	Data setup to PROG low	48t <sub>CLCL</sub>		
t <sub>GHDX</sub>	Data hold after PROG	48t <sub>CLCL</sub>		
t <sub>EHSH</sub>	P2.7 (ENABLE) high to V <sub>PP</sub>	48t <sub>CLCL</sub>		
tshgl.	V <sub>PP</sub> setup to PROG low	10		μs
<sup>‡</sup> GHSL	V <sub>PP</sub> hold after PROG	10		μs
<b>G</b> LGH	PROG width	90	110	με
tavqv	Address to data valid		48t <sub>CLCL</sub>	
ELQZ	ENABLE low to data valid		48t <sub>CLCL</sub>	
t <sub>EHQZ</sub>	Data float after ENABLE	0	48t <sub>CLCL</sub>	
t <sub>GHGL</sub>	PROG high to PROG low	10		μѕ

