CMOS single-chip 8-bit microcontroller with on-chip EEPROM

80C851/83C851

DESCRIPTION

The Philips 80C851/83C851 is a high-performance microcontroller fabricated with Philips high-density CMOS technology. The 80C851/83C851 has the same instruction set as the 80C51. The Philips CMOS technology combines the high speed and density characteristics of HMOS with the low power attributes of CMOS. The Philips epitaxial substrate minimizes latch-up sensitivity.


The 80C851/83C851 contains a 4k \times 8 ROM with mask-programmable ROM code protection, a 128 \times 8 RAM, 256 \times 8 EEPROM, 32 I/O lines, two 16-bit counter/timers, a seven-source, five vector, two-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.

In addition, the 80C851/83C851 has two software selectable modes of power reduction — idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM and EEPROM contents but freezes the oscillator, causing all other chip functions to be inoperative.


FEATURES

- 80C51 based architecture
 - 4k × 8 ROM
 - 128 × 8 RAM
 - Two 16-bit counter/timers
 - Full duplex serial channel
 - Boolean processor
- Non-volatile 256 × 8-bit EEPROM (electrically erasable programmable read only memory)
 - On-chip voltage multiplier for erase/write
- 50,000 erase/write cycles per byte
- 10 years non-volatile data retention
- Infinite number of read cycles
- User selectable security mode
- Block erase capability
- Mask-programmable ROM code protection
- Memory addressing capability
- 64k ROM and 64k RAM
- Power control modes:
- Idle mode
- Power-down mode
- CMOS and TTL compatible
- 1.2 to 16MHz
- Three package styles
- Three temperature ranges
- ROM code protection

LOGIC SYMBOL



PIN CONFIGURATIONS



11 -

12

23

22


80C851/83C851

ORDERING INFORMATION

PART ORDI	PHILIPS PART ORDER NUMBER PART MARKING PART ORDER NUMBER					
ROMiess Version	ROM Version	ROMless ROM Version Version		TEMPERATURE RANGE °C AND PACKAGE	FREQ. (MHz)	DRAWING NUMBER
P80C851 FBP	P83C851 FBP	S80C851-4N40	S83C851-4N40	0 to +70, Plastic Dual In-line Package	1.2 to 16	SOT129-1
P80C851 FBA	P83C851 FBA	S80C851-4A44	S83C851-4A44	0 to +70, Plastic Leaded Chip Carrier	1.2 to 16	SOT187-1
P80C851 FBB	P83C851 FBB	S80C851-4B44	S83C851-4B44	0 to +70, Plastic Quad Flat Pack	1.2 to 16	SOT307-2 ¹
P80C851 FFP	P83C851 FFP	S80C851-5N40	S83C851-5N40	-40 to +85, Plastic Dual In-line Package	1.2 to 16	SOT129-1
P80C851 FFA	P83C851 FFA	S80C851-5A44	S83C851-5A44	~40 to +85, Plastic Leaded Chip Carrier	1.2 to 16	SOT187-1
P80C851 FFB	P83C851 FFB	S80C851-5B44	S83C851-5B44	-40 to +85, Plastic Quad Flat Pack	1.2 to 16	SOT307-2 ¹
P80C851 FHP	P83C851 FHP	S80C851-6N40	S83C851-6N40	-40 to +125, Plastic Dual In-line Package	1.2 to 16	SOT129-1
P80C851 FHA	P83C851 FHA	S80C851-6A44	S83C851-6A44	-40 to +125, Plastic Leaded Chip Carrier	1.2 to 16	SOT187-1
P80C851 FHB	P83C851 FHB	S80C851-6B44 S83C851-6B44		-40 to +125, Plastic Quad Flat Pack	1.2 to 16	SOT307-2 ¹

NOTE:


BLOCK DIAGRAM




^{1.} SOT311 replaced by SOT307-2.

80C851/83C851

PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



PLASTIC QUAD FLAT PACK PIN FUNCTIONS



80C851/83C851

PIN DESCRIPTION

	PIN NO.		PIN NO.		PIN NO.		PIN NO.		PIN NO.		PIN NO.		PIN NO.		PIN NO.		PIN NO.		PIN NO.		PIN NO.		PIN NO.		
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION																				
V _{SS}	20	22	16, 39	1	Ground: 0V reference.																				
V _{DD}	40	44	38	1	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.																				
P0.0-0.7	39–32	43–36	37–30	1/0	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.																				
P1.0-P1.7	1–8	2-9	40–44, 1–3	1/0	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}).																				
P2.0-P2.7	21–28	24–31	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.																				
P3.0-P3.7	10–17	11, 13–19	5, 7–13	l/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the SCB0C51 family, as listed below:																				
	10	11	5	1	RxD (P3.0): Serial input port																				
	11	13	7	0	TxD (P3.1): Serial output port																				
	12	14	8	I	INTO (P3.2): External interrupt																				
!	13	15	9	ı	INT1 (P3.3): External interrupt																				
	14	16	10	l	T0 (P3.4): Timer 0 external input																				
	15	17	11	1	T1 (P3.5): Timer 1 external input																				
	16	18	12	0	WR (P3.6): External data memory write strobe																				
	17	19	13	_	RD (P3.7): External data memory read strobe																				
RST	9	10	4	I	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{DD} .																				
ALE	30	33	27	1/0	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory.																				
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.																				
EA	31	35	29	I	External Access Enable: If during a RESET, EA is held at TTL, level HIGH, the CPU executes out of the internal program memory ROM provided the Program Counter is less than 4096. If during a RESET, EA is held a TTL LOW level, the CPU executes out of external program memory. EA is not allowed to float.																				
XTAL1	19	21	15	t	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.																				
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.																				
					· · · · · · · · · · · · · · · · · · ·																				

CMOS single-chip 8-bit microcontroller with on-chip EEPROM

80C851/83C851

Table 1. **8XC851 Special Function Registers**

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT MSB	ADDRE	SS, SYME	OL, OR	ALTERNAT	IVE PORT	FUNCTIO	ON LSB	RESET VALUE
ACC*	Accumulator .	E0H	E7	E6	Ē5	E4	E3	E2	E1	E0	00H
В*	B register	FOH	F7	F6	F5	F4	F3	F2	F1	F0	00H
			EF	EE	ED	EC	EB	EA	E9	E8	
DPTR:	Data pointer										
DPH DPL	(2 bytes): High byte Low byte	83H 82H									00H
EADRH#	EEPROM addr reg-high	F3H									80H
EADRL#	EEPROM addr reg-low	F2H									00H
ECNTRL#	EEPROM control reg	F6H	IFE	EEINT	EWP	_	ECNTR L3	ECNTR L2	ECNTR L1	ECNTR L0	00H
EDAT#	EEPROM data register	F4H		_							xxH
ETIM#	EEPROM timer register	F5H									08H
			BF	BE	BD	BC	ВВ	BA	B9	В8	
IP*	Interrupt priority	В8Н	_	-	_	PS	PT1	PX1	PT0	PX0	xxx00000E
			AF	AE	AD	AC	AB	AA	A9	A8	
IE*	Interrupt enable	A8H	EA		-	ES	ET1	EX1	ET0	EX0	0xx00000E
P0*	Port 0	80H	87	86	85	84	83	82	81	80	FFH
P1*	Port 1	90H	97	96	95	94	93	92	91	90	FFH
P2*	Port 2	A0H	A7	A6	A 5	A4	A 3	A2	A1	A0	FFH
P3*	Port 3	вон	B7	B6	B5	B4	B3	B2	B1	B0	FFH
PCON	Power control	87H	SMOD		-		GF1	GF0	PĎ	IDL	0xxx0000E
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program status word	DOH	CY	AC	F0	RS1	RS0	ov	_	Р	00Н
SBUF	Serial data buffer	99H									xxxxxxxxB
			9F	9E	9D	9C	9B	9A	99	98	
SCON*	Serial port control	98H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	00Н
SP	Stack pointer	81H									07H
			8F	8E	8D	8C	8B	8A	89	88	00Н
TCON*	Timer/counter con- trol	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
TMOD	Timer/counter mode	89H	GATE	C/T	M1	Мо	GATE	С/Т	M1	Гмо	00H
THO	Timer 0 high byte	8CH	<u> </u>	4. .					****		00H
TH1	Timer 1 high byte	8DH									00H
TLO	Timer 0 low byte	8AH									00H
TL1	Timer 1 low byte	8BH									00H

SFRs are bit addressable.
 # SFRs are modified from or added to the 80C51 SFRs.

80C851/83C851

EEPROM

Communications between the CPU and the EEPROM is accomplished via 5 special function registers; 2 address registers (high and low byte), 1 data register for read and write operations, 1 control register, and 1 timer register to adapt the erase/write time to the clock frequency. All registers can be read and written. Figure 1 shows a block diagram of the CPU, the EEPROM and the interface.

Register and Functional Description

Address Register (EADRH, EADRL)

The lower byte contains the address of one of the 256 bytes. The higher byte (EADRH) is for future extensions and for addressing the security bits (see Security Facilities). The

EADRH register address is F3H. The EADRL register address is F2H.

Data Register (EDAT)

This register is required for read and write operations and also for row/block erase. In write mode, its contents are written to the addressed byte (for "row erase" and "block erase" the contents are don't care). The write pulse starts all operations, except read. In read mode, EDAT contains the data of the addressed byte. The EDAT register address is F4H.

Timer Register (ETIM)

The timer register is required to adapt the erase/write time to the oscillator frequency. The user has to ensure that the erase or write (program) time is neither too short or too long. The ETIM register address is F5H. Table 2 contains the values which must be written to the ETIM register by software for various oscillator frequencies (the default value is 08H after RESET).

The general formula is:

2ms Write time:

Value (decimal, to be rounded up)
$$=\frac{f_{XTAL1} [kHz]}{512} - 2$$

10ms Write time:


Value (decimal) =
$$\frac{f_{XTAL1} [kHz]}{96} - 2$$

Control Register (ECNTRL)

See Figure 2 for a description of this register. The ECNTRL register address is F6H.

Table 2. Values for the Timer Register (ETIM)

		VALUES	FOR ETIM	
fXTAL1	2ms WR	ITE TIME	10ms WF	RITE TIME
	HEX	DEC	HEX	DEC
1.0MHz	_		08	8
2.0MHz	02	2	13	19
3.0MHz	04	4	1D	29
4.0MHz	06	6	28	40
5.0MHz	08	8	32	50
6.0MHz	0A	10	3C	60
7.0MHz	0C	12	47	71
8.0MHz	0E	14	51	81
9.0MHz	10	16	5C	92
10.0MHz	12	18	66	102
11.0MHz	14	20	71	113
12.0MHz	16	22	7B	123
13.0MHz	18	24	1	1
14.0MHz	1A	26		1
15.0MHz	1C	28		1
16.0MHz	1E	30		1



80C851/83C851

7	6	5	4	3	2	1	0	
(FE	EEINT	EWP	-	ECNTRL3	ECNTRL2	ECNTRL1	ECNTRL0	
Bit ECNTRL.7	Symbol IFE	Active hig reset by s When set	Function Active high EEPROM interrupt flag: set by the sequencer or by software; reset by software. When set and enabled, this flag forces an interrupt to the same vector as the serial port interrupt (see Interrupt section).					
ECNTRL.6 ECNTRL.5	EEINT EWP	Erase/writ When EW	EEPROM interrupt enable: set and reset by software (active high). Erase/write in progress flag: set and reset by the sequencer (active high). When EWP is set, access to the EEPROM is not possible. EWP cannot be set or					
ECNTRL.4 ECCTRL.3- ECNTRL.0		Reserved	reset by software. Reserved. See table below.					

Operation	ECNTRL.3	ECNTRL.2	ECNTRL.1	ECNTRL0
Byte mode	0	Ö	0	0
Row erase	1	1	0	0
Page write*		-	_	_
Page erase/write*	- '	_	-	_
block erase	1	0	1	0

^{*}Future products.

Write mode:

Byte mode: Normal EEPROM mode, default mode after reset. In this mode, data can be read and written to one byte at a time.

Read mode: This is the default mode when byte mode is selected. This means that the contents of the addressed byte are available in the data register.

This mode is activated by writing to the data register. The address register must be loaded

first. Since the old contents are read first (by default), this allows the sequencer to decide

whether an erase/write or write cycle only (data = 00H) is required.

Row erase: In this mode, the addressed row is cleared. The three LSBs of EADRL are not significant,

i.e. the 8 bytes addressed by EADRL are cleared in the same time normally needed to clear one byte ($t_{ROWERASE} = t_E = t_W$). For the following write modes, only the write and not the erase/write cycle is required. For example, using the row erase mode, programming 8 bytes

erase/write cycle is required. For example, using the row erase mode, programming 8 bytes takes $t_{TOTOAL} = t_E + 8 \times t_W$ compared to $t_{TOTAL} = 8 \times t_E + 8 \times t_W$ ($t_E = t_{ERASE} \cdot t_W = t_{WRITE}$).

Page write: For future products.

Page erase/write: For future products.

Block erase: In this mode all 256 bytes are cleared. The byte containing the security bits is also cleared.

tBLOCKERASE = te. The contents of EADRH, EADRL and EDAT are insignificant.

Program Sequences and Register Contents after Reset

The contents of the EEPROM registers after a Reset are the default values:

EADRH = 1xxxxxxxB (security bit address)

EADRL = 00H (security bit address)

ETIM = 08H (minimum erase time with the lowest permissible oscillator frequency)
ECNTRL = 00H (Byte mode, read)

ECNTRL = 00H (Byte mode, read) EDAT = xxH (security bit)

Initialize: MOV ETIM, ..

MOV EADRH, ..

Read: MOV EADRL, ..

MOV .., EDAT

Write: MOV EADRL, .. MOV EDAT, ..

Erase row: MOV EADRL, .. Row address. 3LSBs don't care

MOV ECNTRL, #0CH Erase row mode

MOV EDAT, .. (EDAT) don't care

Erase block: MOV ECNTRL, 0AH Erase block mode

MOV EDAT, ... (EDAT) don't care

If the security bit is to be altered, the program generally starts as follows:

MOV EADRH, #80H MOV EADRL, #00H

Figure 2. Control Register (ECNTRL)

CMOS single-chip 8-bit microcontroller with on-chip EEPROM

80C851/83C851

Security Facilities

EEPROM Protection

The EEPROM is protected using four security bits which are contained in an extra EEPROM byte at address 8000H (EADRH/EADRL). They can be set or cleared by software. To activate the EEPROM protection, the program sequence in byte mode must be as follows:

MOV EADRH, #80H MOV EADRL, #00H MOV EDAT, #FFH

If two or more of these bits are reset, SB = 0, the security mode is disabled and the EEPROM is not protected. If three or four bits are set, SB = 1 and the EA mode differs from the internal access mode.

In this case, access to the EEPROM is only possible in one mode regardless of how the external access mode is reached (by pulling the EA pin low or by passing the 4K boundary). For SB = 1 and "external access" only, the "block erase" mode is enabled. The program sequence has to be as follows:

MOV EADRH, #80H (security byte address)
MOV EADRL, #00H (security byte address)
MOV ECNTRL, #0AH (block erase mode)
MOV EDAT, #xxH (start block erase)

All 256 data bytes, the security bits, and SB will be cleared after completing this mode (EWP = 0). SB will also be affected in byte mode when writing to the security byte (not for SB = 1 and "external access"). Figure 3 illustrates the access to SB.


ROM Code Protection

Since the external access mode can only be selected by pulling the EA pin low during reset, it is not possible to read the internal program memory using the MOVC instruction while executing external program memory. Furthermore, it is not possible to change this

mode to internal access within the MOVC cycle.

Additionally, a mask-programmable ROM code protection facility is available. When the program memory passes the 4K boundary using both the internal and external ROMs, it is not possible to access the internal ROM from the external program memory if the mask-programmable ROM security bit is set. An access to the lower 4K bytes of program memory using the MOVC instruction is only possible while executing internal program memory.

Also the verification mode (test-mode which writes the ROM contents to a port for comparison with a reference code) is not implemented for security reasons. A different test-mode is implemented for test purposes. This mode allows every bit to be tested. However, the internal code cannot be accessed via a port.



80C851/83C851

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol, page 3-1251.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-up, the voltage on V_{DD} and RST must come up at the same time for a proper start-up.

Note: Before entering the idle or power-down modes, the user has to ensure that there is no EEPROM erase/write cycle in progress

(i.e., the EWP bit has to be reset before activating the idle or power-down modes; otherwise EEPROM accesses will be aborted).

IDLE MODE

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM and EEPROM are preserved. A hardware reset is the only way to terminate the power-down mode. The control bits for the reduced power modes are in the special function register PCON. Table 3 shows the state of the I/O ports during low current operating modes.

INTERRUPT SYSTEM

External events and the real-time-driven on-chip peripherals require service by the CPU asynchronous to the execution of any particular section of code. To tie the asynchronous activities of these functions to normal program execution, a multiple-source, two-priority-level, nested interrupt system is provided. Interrupt response latency is from 3µs to 7µs when using a 12MHz crystal. The S83C851 acknowledges interrupt requests from 7 sources as follows:

- INTO and INT1: externally via pins 12 and 13, respectively,
- Timer 0 and timer 1: from the two internal counters.
- Serial port: from the internal serial I/O port or EEPROM (1 vector).

Each interrupt vectors to a separate location in program memory for its service program. Each source can be individually enabled (the EEPROM interrupt can only be enabled when the serial port interrupt is enabled) or disabled and can be programmed to a high or low priority level. All enabled sources can also be globally disabled or enabled. Both external interrupts can be programmed to be level-activated and are active low to allow "wire-ORing" of several interrupt sources to one input bin.

Note: The serial port and EEPROM interrupt flags must be cleared by software; all other flags are cleared by hardware.

Table 3. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
ldle	Internal	1	1	Data	Data	Data	Data
ldle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

ABSOLUTE MAXIMUM RATINGS 1, 2, 3

PARAMETER	RATING	UNIT
Storage temperature range	65 to +150	°C
Voltage on any other pin to V _{SS}	-0.5 to +6.5	V
Input or output DC current on any single I/O pin	±5	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.0	w

NOTES

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

CMOS single-chip 8-bit microcontroller with on-chip EEPROM

80C851/83C851

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$ ($V_{DD} = 5V \pm 10\%$), $-40^{\circ}C$ to $+85^{\circ}C$ ($V_{DD} = 5V \pm 10\%$), or $-40^{\circ}C$ to $+125^{\circ}C$ ($V_{DD} = 5V \pm 10\%$), $V_{SS} = 0V$

	İ	PART	TEST	LIMITS		l
SYMBOL	PARAMETER	TYPE	CONDITIONS	MIN	MAX	UNIT
V _{IL}	Input low voltage, except EA	0 to +70°C -40 to +85°C -40 to +125°C		-0.5 -0.5 -0.5	0.2V _{DD} 0.1 0.2V _{DD} 0.15 0.2V _{DD} 0.25	>
V _{IL1}	Input low voltage to EA	0 to +70°C -40 to +85°C -40 to +125°C		-0.5 -0.5 0.5	0.2V _{DD} -0.3 0.2V _{DD} -0.35 0.2V _{DD} -0.45	> > >
V _{IH}	Input high voltage, except XTAL1, RST	0 to +70°C -40 to +85°C -40 to +125°C		0.2V _{DD} +0.9 0.2V _{DD} +1.0 0.2V _{DD} +1.0	V _{DD} +0.5 V _{DD} +0.5 V _{DD} +0.5	V V
V _{IH1}	Input high voltage, XTAL1, RST	0 to +70°C -40 to +85°C -40 to +125°C		0.7V _{DD} 0.7V _{DD} +0.1 0.7V _D +0.1	V _{DD} +0.5 V _{DD} +0.5 V _{DD} +0.5	
V _{OL}	Output low voltage, ports 1, 2, 3 6		l _{OL} = 1.6mA ⁴		0.45	٧
V _{OL1}	Output low voltage, port 0, ALE, PSEN 6		I _{OL} = 3.2mA ⁴		0.45	٧
V _{OH}	Output high voltage, ports 1, 2, 3, ALE, PSEN		l _{OH} = -60μA, l _{OH} = -25μA, l _{OH} = -10μA	2.4 0.75V _{DD} 0.9V _{DD}		>>>
V _{OH1}	Output high voltage, port 0 in external bus mode ⁵		I _{OH} = -800μA, I _{OH} = -300μA, I _{OH} = -80μA	2.4 0.75V _{DD} 0.9V _{DD}		V V
I _{IL}	Logical 0 input current, ports 1, 2, 3	0 to +70°C -40 to +85°C -40 to +125°C	V _{IN} = 0.45V		-50 -75 -75	μΑ μΑ μΑ
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3	0 to +70°C -40 to +85°C -40 to +125°C	V _{IN} = 2.0V		-650 -750 -750	μΑ μΑ μΑ
I _{L1}	Input leakage current, port 0, EA		0.45V <v<sub>i<v<sub>DD</v<sub></v<sub>		±10	μΑ
loo	Power supply current: Active mode @ 16MHz ¹ Idle mode @ 16MHz ² Power down mode ³		See note 7		19 3.7 50	mA mA μA
R _{RST}	Internal reset pull-down resistor			50	150	kΩ
C _{IO}	Pin capacitance		f = 1MHz		10	pF

- 1. The operating supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 5$ ns; $V_{IL} = V_{SS} + 0.5V$; $V_{IH} = V_{DD} - 0.5V$; XTAL2 not connected; $\overline{EA} = RST = Port 0 = V_{DD}$.
- The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with t_r = t_f = 5ns; V_{ff} = V_{SS} +0.5V;
- V_{IH} = V_{DD} 0.59; XTAL2 not connected; EA = Port 0 = V_{DD}; RST = V_{SS}.

 3. The power-down current is measured with all output pins disconnected; XTAL2 not connected; EA = Port 0 = V_{DD}; RST = XTAL1 = V_{SS}. 4. Capacitive loading on Port 0 and Port 2 may cause spurious noise pulses to be superimposed on the LOW level output voltage of ALE, Port
- 1 and Port 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make a 1-to-0 transition during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE line may exceed 0.8V. In such cases it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
- 5. Capacitive loading on Port 0 and Port 2 may cause the HIGH level output voltage on ALE and PSEN to momentarily fall below the 0.9VDD specification when the address bits are stabilizing.
- Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:
 Maximum I_{OL} per Port pin: 10mA

Maximum IOL per Port pin:

Maximum IOL per 8-bit port -

Port 0: 26mA Ports 1, 2, and 3: 15mA

71mA

Maximum total IOL for all output pins: If IoL exceeds the test condition, Vol. may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

7. See Figures 11 through 14 for IDD test conditions.

80C851/83C851

AC ELECTRICAL CHARACTERISTICS^{1, 2}

			16MHz	CLOCK	VARIABLE CLOCK		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	4	Oscillator frequency			1.2	16	MHz
t _{LHLL}	4	ALE pulse width	85		2t _{CLCL} -40		ns
† _{AVLL}	4	Address valid to ALE low	8		t _{CLCL} -55		ns
t _{LLAX}	4	Address hold after ALE low	28		t _{CLCL} -35		ns
t _{LLIV}	4	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
tLLPL	4	ALE low to PSEN low	23		t _{CLCL} -40		ns
t _{РLРН}	4	PSEN pulse width	143		3t _{CLCL} -45		ns
t _{PLIV}	4	PSEN low to valid instruction in		83		3t _{CLCL} -105	ns
t _{PXIX}	4	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	4	Input instruction float after PSEN		38		t _{CLCL} -25	ns
t _{AVIV}	4	Address to valid instruction in		208		5t _{CLCL} -105	ns
t _{PLAZ}	4	PSEN low to address float		10		10	ns
Data Memo	ry				-		
t _{RLRH}	5, 6	RD pulse width	275		6t _{CLCL} -100		ns
twwH	5, 6	WR pulse width	275		6t _{CLCL} -100		ns
t _{RLDV}	5, 6	RD low to valid data in		148		5t _{CLCL} -165	ns
t _{RHDX}	5, 6	Data hold after RD	0		0		ns
t _{RHDZ}	5, 6	Data float after RD		55		2t _{CLCL} -70	ns
† _{LLDV}	5, 6	ALE low to valid data in		350		8t _{CLCL} -150	ns
t _{AVDV}	5, 6	Address to valid data in		398		9t _{CLCL} -165	ns
t _{LLWL}	5, 6	ALE low to RD or WR low	138	238	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AW}	5, 6	Address to RD or WR	120		4t _{CLCL} -130		ns
taw	5, 6	Data setup time before WR	288		7t _{CLCL} -150		ns
tovwx	5, 6	Data valid to WR transition	3		t _{CLCL} -60		ns
twHQX	5, 6	Data hold after WR	13		t _{CLCL} -50		ns
t _{RLAZ}	5, 6	RD low to address float		0		0	ns
twhLH	5, 6	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
External Cl	ock		-		•		
t _{СНСХ}	8	High time	20		20		ns
tclcx	8	Low time	20		20		ns
t _{CLCH}	8	Rise time		20		20	ns
t _{CHCL}	8	Fall time		20		20	ns
Erase/write	timer const	ant ³					
t _{E/W}		Erase/write cycle time	4	20	4	20	ms
tE		Erase time	2	10	2	10	ms
t _W		Write time	2	10	2	10	ms
ts		Data retention time ⁴	10		10		years
NE/W		Erase/write cycles ⁵	50,000		50,000		cycles

- Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 The power-off fall-time of V_{DD} must be less than 1ms to prevent an overwrite pulse from being generated in the EEPROM which can cause spurious parasitic writing to EEPROM cells. If the V_{DD} power-off full-time is greater than 1ms, a power-off reset signal should be generated to prevent this condition from occurring
- Test condition: T_{amb} = +55°C.
 Number of erase/write cycles for each EEPROM byte.

CMOS single-chip 8-bit microcontroller with on-chip EEPROM

80C851/83C851

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address

C - Clock

D - Input data

H - Logic level high

I – Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data

R - RD signal

t ~ Time

V - Valid

W- WR signal

X - No longer a valid logic level


Z - Float


Examples: t_{AVLL}= Time for address valid to

ALE low.


t_{LLPL}= Time for ALE low to


PSEN low.





80C851/83C851





80C851/83C851


Table 4. External Clock Drive XTAL1


Oscillator circuitry: The capacities connected to the crystal should be: C1 = C2 = tbf.


			VARIABLE CLOCK f = 1.2 - 16MHz		
SYMBOL	PARAMETER	MIN	MAX	UNIT	
t _{CLCL}	Oscillator clock period	63	833	ns	
t _{HIGH}	HIGH time	20	tolol ~ tlow	ns	
tLOW	LOW time	20	tolol - thigh	ns	
t _r	Rise time	-	20	ns	
tf	Fall time	-	20	ns	
tcy	Cycle time ¹	0.75	10	ns	

NOTE:

^{1.} t_{CY} = 12 t_{CLCL}.







CMOS single-chip 8-bit microcontroller with on-chip EEPROM

80C851/83C851

