

HI-8383

ARINC 429 DIFFERENTIAL LINE DRIVER

General Description

The HI-8383 bus interface device is a silicon gate CMOS device designed as a line driver in accordance with the ARINC 429 bus specifications.

Inputs are provided for clocking and synchronization. These signals are AND'd with the DATA inputs to enhance system performance and allow the HI-8383 to be used in a variety of applications. Both logic and synchronization inputs feature built-in 2,000V minimum ESD input protection as well as TTL and CMOS compatibility.


The differential outputs of the HI-8383 are independently programmable to the ARINC 429 output rise and fall time specifications, for both high speed and low speed applications, through the use of two external capacitors. The output voltage swing is also adjustable by the application of an external voltage to the V_{REF} input. No on-chip overvoltage and short-circuit protection of the differential outputs is provided on this device. If required the HI-8382 is recommended.

The HI-8383 is intended for use with either of two companion CMOS devices, the HI-8282 ARINC 429 Serial Transmitter/Dual Receiver, or the HI-8482 ARINC 429 Dual Line Receiver. These devices provide the necessary data formatting between the system processor bus and the ARINC 429 protocol. All three products are readily available for both industrial and military applications. Please contact the Holt Sales Department for additional information, including HI-8282 and HI-8482 data sheets.


Features

- Low Power CMOS
- TTL and CMOS Compatible Inputs
- Programmable Output Voltage Swing
- Adjustable ARINC Rise and Fall Times
- Operates at Data Rates Up to 100 Kbits
- Allows External Output Protection
- Full Military Temperature Range

Chip Topography




Function




ARINC 429 DIFFERENTIAL LINE DRIVER

Pin Configurations



16 PIN DIP (TOP VIEW)



28 PIN CHIP CARRIERS (LCC & PLCC) (TOP VIEW)

HOLT INC
INTEGRATED CIRCUITS

Functional Description

The SYNC and CLOCK inputs establish data synchronization utilizing two AND gates, one for each data input. This built in feature allows the HI-8383 to be used in applications not requiring the HI-8282 companion circuit. Each logic input, including the power enable (STROBE) input, are TTL/CMOS compatible.

Figure 1 illustrates a typical ARINC 429 bus application. Three power supplies are necessary to operate the HI-8383: +15V, -15V and +5V. The +5V supply powers the internal bus current regulator and also provides a reference voltage that determines the output voltage swing. The differential output voltage swing will equal $2V_{REF}$. If a value of V_{REF} other than +5V is needed, a separate +5V power supply is required for pin V_1 .

With the DATA (A) input at a logic high and DATA (B) input at a logic low, AOUT will switch to the + V_{REF} rail and BOUT will switch to the - V_{REF} rail (a logic high state). Reversing the data input states will cause AOUT to switch to the - V_{REF} rail and BOUT to switch to the + V_{REF} rail (a logic low state). With both data input signals at a logic low state, the outputs will both switch to 0V (null state).

The driver output impedance is nominally 36 Ohms (See Figure 2). The rise and fall times of the outputs can be calibrated through the selection of two external capacitor values that are connected to the C_A and C_B input pins. For high-speed operation (100KBPS), the values are typically $C_A = C_B = 75$ pF, while $C_A = C_B = 500$ pF is typical for low-speed operation (12.5 to 14KBPS).

The HI-8383 outputs have no Zener diodes for overvoltage protection nor fuses for short circuit protection and therefore should be used only when external protection requirements can not be easily implemented with the HI-8382 device.

The driver can be externally powered down by applying a logic high to the STROBE input pin. If this feature is not being used, the pin should be tied to ground.




FIGURE 1. ARINC 429 BUS APPLICATION

Truth Table

SYNC	CLOCK	DATA(A)	DATA(B)	AOUT	BOUT	COMMENTS
X	L	X	X	0V	0V	NULL
L	X	X	X	0V	0V	NULL
H	H	L	L	0V	0V	NULL
H	H	L	H	- V_{REF}	+ V_{REF}	LOW
H	H	H	L	+ V_{REF}	- V_{REF}	HIGH
H	H	H	H	0V	0V	NULL




FIGURE 2. FUNCTIONAL BLOCK DIAGRAM

Pin Descriptions

SYMBOL	FUNCTION	DESCRIPTION	SYMBOL	FUNCTION	DESCRIPTION
VREF	POWER	THE REFERENCE VOLTAGE USED TO DETERMINE THE OUTPUT VOLTAGE SWING.	-V	POWER	-15v ± 10%
			GND	POWER	0.0V
STROBE	INPUT	A LOGIC HIGH ON THIS INPUT PLACES THE DRIVER IN POWER DOWN MODE.	+V	POWER	+15V ± 10%
SYNC	INPUT	SYNCHRONIZES DATA INPUTS.	BOUT	OUTPUT	ARINC OUTPUT TERMINAL B.
DATA (A)	INPUT	DATA INPUT TERMINAL A.	Ca	INPUT	CONNECTION FOR DATA (B) SLEW-RATE CAPACITOR.
CA	INPUT	CONNECTION FOR DATA (A) SLEW-RATE CAPACITOR.	DATA (B)	INPUT	DATA INPUT TERMINAL B.
			DATA (A)	INPUT	DATA INPUT TERMINAL A.
AOUT	OUTPUT	ARINC OUTPUT TERMINAL A.	V1	POWER	5V ± 5%

Absolute Maximum Ratings

VDD = +15V dc ±10%, All Voltages Referenced to GND

PARAMETER	SYMBOL	CONDITIONS	OPERATING RANGE	MAXIMUM	UNIT
Differential Voltage	V _{DF}	Voltage Between +V and -V terminals		40	V
Supply Voltages	+V		+10.8 to +16.5		V
	-V		-10.8 to -16.5		V
	V ₁		+5 ±10%	+7	V
Voltage Reference	VREF	For ARINC 429	+5 ±5%	6	V
		For Applications Other Than ARINC	0 to 6	6	V
Input Voltage Range	V _{IN}			≥ GND - 0.3 ≤ V ₁ + 0.3	V V
Output Short-Circuit Duration		See NOTE: 1			
Output Overvoltage Protection		See NOTE: 2			
Operating Temperature Range	T _A	16 PIN DIP & 28 PIN LCC	-55 to +125		°C
		28 PIN PLCC	-40 to +85		°C
Storage Temperature Range	T _{STG}	Soldering, 10 seconds	-65 to +150	+275	°C
Lead Temperature					°C
Junction Temperature	T _J			+175	°C
Power Dissipation @ +25°C	P _D	16 PIN DIP See NOTE: 3		1.725	W
		28 PIN LCC See NOTE: 3		1.120	W
		28 PIN PLCC See NOTE: 3		2.143	W
Thermal Resistance, Junction - to - Ambient	θ _{JA}	16 PIN DIP		86.5	°C/W
		28 PIN LCC		133.7	°C/W
		28 PIN PLCC		70.0	°C/W
NOTE 1 - Heatsinking may be required for Output Short Circuit at +125°C and for 100KBPS at +125°C.					
NOTE 2 - Use the HI-8382 if Output Overvoltage Protection and/or Short Circuit Fuse Protection is required.					
NOTE 3 - Derate above +25°C, 11.5 mW/°C for 16 PIN DIP, 7.5mW/°C for 28 PIN LCC and 14.2mW/°C for 28 PIN LCC.					

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics

T_A = Operating Temperature Range (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
Supply Current + V (Operating)	I _{CCOP} (+V)	No Load (0-100KBPS)		+11		mA
Supply Current - V (Operating)	I _{CCOP} (-V)	No Load (0-100KBPS)		-11		mA
Supply Current V ₁ (Operating)	I _{CCOP} (V ₁)	No Load (0-100KBPS)		500		µA
Supply Current V _{REF} (Operating)	I _{CCOP} (V _{REF})	No Load (0-100KBPS)		500		µA
Supply Current + V (Power Down)	I _{CCPD} (+V)	STROBE = HIGH	-475		475	µA
Supply Current - V (Power Down)	I _{CCPD} (-V)	STROBE = HIGH	-475		475	µA
Supply Current - V (During Short Circuit Test)	I _{SC} (-V)	Short to Ground See NOTE: 1			TBD	mA
Supply Current + V (During Short Circuit Test)	I _{SC} (+V)	Short to Ground See NOTE: 1			TBD	mA
Output Short Circuit Current (Output High)	I _{OESC}	Short to Ground V _{REF} = 0 See NOTE: 2	-80			mA
Output Short Circuit Current (Output Low)	I _{OLSC}	Short to Ground V _{REF} = 0 See NOTE: 2	+80			mA
Input Current (Input High)	I _{IH}			1.0		µA
Input Current (Input Low)	I _{IL}			1.0		µA
Output Voltage High (Output to Ground)	V _{OH}	No Load (0-100KBPS)	+V _{REF} - .25	+V _{REF} + .25		V
Output Voltage Low (Output to Ground)	V _{OL}	No Load (0-100KBPS)	-V _{REF} - .25	-V _{REF} + .25		V
Output Voltage Null	V _{NULL}	No Load (0-100KBPS)	-250	+250		mV
Input Capacitance	C _{IN}			15		pF

NOTE: 1 Not tested, but characterized at initial device design and after major process and/or design change which affects this parameter.

NOTE: 2 Interchangeability of force and sense is acceptable.

AC Electrical Characteristics

+V = 15V, -V = -15V, V₁ = V_{REF} = 5.0V, T_A = Operating Temperature Range (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
Rise Time (AOUT, BOUT)	t _R	C _A = C _B = 75pF	1.0		2.0	µs
Fall Time (AOUT, BOUT)	t _F	C _A = C _B = 75pF	1.0		2.0	µs
Propagation Delay Input to Output	t _{PLH}	C _A = C _B = 75pF			3.0	µs
Propagation Delay Input to Output	t _{PHL}	C _A = C _B = 75pF			3.0	µs







FIGURE 3. SWITCHING WAVEFORMS

HI-8383 Standard Packaging

16 PIN DIP				28 PIN LEADLESS CHIP CARRIER (LCC)							
16 PIN DIP				28 PIN J-LEADED PLASTIC CHIP CARRIER (PLCC)				28 PIN LEADLESS CHIP CARRIER (LCC)			
PIN		PIN		PIN		PIN		PIN		PIN	
1	VREF	9	+V	1	VREF	8	NC	15	GND	22	C _B
2	STROBE	10	NC	2	NC	9	C _A	16	+V	23	DATA (B)
3	SYNC	11	BOUT	3	STROBE	10	NC	17	BOUT	24	NC
4	DATA (A)	12	C _B	4	SYNC	11	NC	18	NC	25	CLOCK
5	C _A	13	DATA (B)	5	NC	12	NC	19	NC	26	NC
6	AOUT	14	CLOCK	6	DATA (A)	13	AOUT	20	NC	27	NC
7	-V	15	NC	7	NC	14	-V	21	NC	28	V ₁
8	GND	16	V ₁								



Ordering Information

INDUSTRIAL TEMPERATURE RANGE (-40°C to +85°C)

HI-8383C	-16 pin Ceramic DIP, Industrial Screen	HI-8383J	- 28 pin Plastic J-leaded PLCC, Industrial Screen
HI-8383S	- 28 pin Ceramic LCC, Industrial Screen		

MILITARY TEMPERATURE RANGE (-55°C to +125°C)

HI-8383CT	- 16 pin Ceramic DIP, Industrial Screen	HI-8383JT	- 28 pin Plastic J-leaded PLCC, Industrial Screen
HI-8383CM	- 16 pin Ceramic DIP, w/o burn-in	HI-8383ST	- 28 pin Ceramic LCC, Industrial Screen
HI-8383CM-01	- 16 pin Ceramic DIP, with burn-in	HI-8383SM	- 28 pin Ceramic LCC, w/o burn-in
		HI-8383SM-01	- 28 pin Ceramic LCC, with burn-in

Additional packaging and screening options are available upon request.

Vendor CAGE Number: 44270

NOTES:





Information given by HOLT is believed to be accurate and reliable. However, HOLT reserves the right to change product specifications at any time without notice. All devices sold by HOLT are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. HOLT makes no warranty, express, statutory, implied or by description regarding the information set herein or regarding the freedom of the described devices from patent infringement.

Holt Integrated Circuits, Inc. / 45 PARKER, Irvine, CA 92718 / (714) 859-8800 or (800) 222-HOLT 07/92

28-PIN PLASTIC PLCC HI-8382J / HI-8383J

Package Type Designator: J



HOLT
INTEGRATED CIRCUITS

3/05/92
GLD




HI-8382J PIN ASSIGNMENTS

(28-Pin J-Lead Plastic PLCC Package)

<u>PIN NO.</u>	<u>PIN FUNCTION</u>	<u>PIN NO.</u>	<u>PIN FUNCTION</u>
1	VREF	15	GND
2	N/C	16	+V
3	STROBE	17	BOUT
4	SYNC	18	N/C
5	N/C	19	N/C
6	DATA (A)	20	N/C
7	N/C	21	N/C
8	N/C	22	C _B
9	C _A	23	DATA (B)
10	N/C	24	N/C
11	N/C	25	CLOCK
12	N/C	26	N/C
13	AOUT	27	N/C
14	-V	28	V ₁

32-PIN J-LEAD CERQUAD

HI-8382U / HI-8383U SERIES



SIZE	FSCM / CAGE NO.	DOC. NO.	REV. New
A	44270	SCALE: None	SHEET 2 OF 2

PIN ASSIGNMENTS

HI-8383U Series Packages

<u>PIN #</u>	<u>FUNCTION</u>
1	<u>VREF</u>
2	STROBE
3	SYNC
4	N/C
5	N/C
6	N/C
7	N/C
8	DATA (A)
9	C _A
10	N/C
11	N/C
12	N/C
13	AOUT
14	N/C
15	-V
16	N/C
17	GND
18	+V
19	N/C
20	N/C
21	BOUT
22	N/C
23	N/C
24	C _B
25	DATA (B)
26	N/C
27	N/C
28	N/C
29	N/C
30	CLOCK
31	V _I
32	N/C