

SPEED/PACKAGE AVAILABILITY

54 F,W 74 B

TRUTH TABLE

INPUTS		OUTPUT
\bar{S}^*	\bar{R}	Q
H	H	Q_0
L	H	H
H	L	L
L	L	H^1

H=high level


L=low level

 Q_0 =the level of Q before these input conditions were established*For latches with double \bar{S} inputs:H=both \bar{S} inputs highL=one or both \bar{S} inputs low

^This output is pseudo-stable; that is, it may not persist when the S and R inputs return to their inactive (H) level.

PIN CONFIGURATION

B,F,W PACKAGE

SWITCHING CHARACTERISTICS $V_{CC} = 5V, T_A = 25^\circ C$

TEST CONDITIONS			54/74			
			$C_L = 15pF$ $R_L = 400\Omega$			
PARAMETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	UNIT
Propagation delay time						
tPLH Low-to-high	\bar{S}			12	22	ns
tPHL High-to-low				9	15	
tPHL High-to-low	\bar{R}			15	27	

Load circuit and typical waveforms are shown at the front of section.

LOGIC

9-BIT ODD/EVEN PARITY GENERATOR/DETECTOR

54/74280

SPEED/PACKAGE AVAILABILITY


54S F,W 74S A

SWITCHING CHARACTERISTICS $V_{CC} = 5V, T_A = 25^\circ C$

TEST CONDITIONS			54/74S			
			$C_L = 15pF$ $R_L = 180\Omega$			
PARAMETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	UNIT
Propagation delay time						
tPLH Low-to-high	Data	Σ Even		14	21	ns
tPHL High-to-low				11.5	18	
tPLH Low-to-high	Data	Σ Odd		14	21	
tPHL High-to-low				11.5	18	

Load circuit and typical waveforms are shown at the front of section.

PIN CONFIGURATION




TRUTH TABLE

NUMBER OF INPUTS A THRU I THAT ARE HIGH	OUTPUTS	
	Σ EVEN	Σ ODD
0, 2, 4, 6, 8	H	L
1, 3, 5, 7, 9	L	H

H=high level L=low level

BLOCK DIAGRAM



4-BIT BINARY ADDER

SPEED/PACKAGE AVAILABILITY

54LS F,W 74LS B

DESCRIPTION

This improved full adder performs the addition of two 4-bit binary numbers. The sum (Σ) outputs are provided for each bit and the resultant carry (C_4) is obtained from the fourth bit. This adder features full internal look ahead across all four bits generating the carry term in ten nanoseconds typically. This provides the system designer with partial look-ahead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion.


SWITCHING CHARACTERISTICS $V_{CC} = 5V, T_A = 25^\circ C$

PARAMETER★	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	LIMITS			
				MIN	TYP	MAX	UNIT
t_{PLH}	C_0	Any Σ		16	24		ns
t_{PHL}				15	24		
t_{PLH}	A_i or B_i	Σ_i		15	24		ns
t_{PHL}				15	24		
t_{PLH}	C_0	C_4	$C_L = 15pF,$ $R_L = 2k\Omega$	11	17		ns
t_{PHL}				11	17		
t_{PLH}	A_i or B_i	C_4		11	17		ns
t_{PHL}				12	17		


★ t_{PLH} = propagation delay time, low-to-high-level output★ t_{PHL} = propagation delay time, high-to-low-level output

Load circuit and waveforms are shown at the front of the book.

PIN CONFIGURATION



BLOCK DIAGRAM



TRUTH TABLE

INPUT				OUTPUT							
				WHEN CO=L			WHEN CO=H			WHEN C2=L	
WHEN C2=L		WHEN C2=H		WHEN C2=L		WHEN C2=H		WHEN C2=L		WHEN C2=H	
A1 A3	B1 B3	A2 B4	B2	Σ_1 Σ_3	Σ_2 Σ_4	C2 C4	Σ_1 Σ_3	Σ_2 Σ_4	C2 C4	Σ_1 Σ_3	Σ_2 Σ_4
L	L	L	L	L	L	L	H	L	L	L	L
H	L	L	L	H	L	L	L	H	L	L	L
L	H	L	L	H	L	L	L	H	L	L	L
H	H	L	L	L	H	L	H	H	L	L	L
L	L	H	L	L	H	L	H	H	L	H	L
H	L	H	L	H	H	L	L	L	L	H	H
L	H	H	L	H	L	H	L	L	L	H	H
H	H	H	L	L	L	H	H	L	H	L	H
L	L	L	H	L	H	L	H	H	L	H	L
H	L	L	H	H	H	L	L	L	L	H	H
L	H	L	H	L	L	H	H	L	L	H	H
H	L	H	H	L	L	H	H	L	H	L	H
L	L	H	H	L	L	H	H	L	H	L	H
H	L	H	H	H	H	L	H	L	H	H	H
L	H	H	H	H	H	H	H	H	H	H	H
H	H	H	H	H	H	H	H	H	H	H	H

H = high level, L = low level

NOTE: Input conditions at A1, B1, A, B2, and CO are used to determine outputs Σ_1 and Σ_2 and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4, are then used to determine outputs Σ_3 , Σ_4 , and C4.

DECADE COUNTER

54/74290

SPEED/PACKAGE AVAILABILITY

54LS F,W 74LS A


DESCRIPTION

This monolithic counter contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five.

The 54/74LS290 has a gated zero reset and has gated set-to-nine inputs for use in BCD nine's complement applications.

To use the maximum count length (decade or four-bit binary) of these counters, the B input is connected to the Q_A output. The input count pulses are applied to input A and the outputs are as described in the function table. A symmetrical divide-by-ten count can be obtained by connecting the Q_D output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output Q_A .

PIN CONFIGURATION



logic

DECADE COUNTER

DS1800

BCD COUNT SEQUENCE
(See Note A)

COUNT	OUTPUT			
	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

BI-QUINARY (5-2)
(See Note B)

COUNT	OUTPUT			
	Q _A	Q _D	Q _C	Q _B
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L


RESET/COUNT FUNCTION TABLE

RESET INPUTS				OUTPUT			
R _D (1)	R _D (2)	R _G (1)	R _G (2)	Q _D	Q _C	Q _B	Q _A
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
X	L	X	L	COUNT			
L	X	X	L	COUNT			
X	L	L	X	COUNT			

NOTES:

- A. Output Q_A is connected to input B for BCD count.
- B. Output Q_D is connected to input A for bi-quinary count.
- C. Output Q_A is connected to input B.
- D. H = high level, L = low level, X = irrelevant

BLOCK DIAGRAM



The J and K inputs shown without connection are for reference only and are functionally at a high level.


SWITCHING CHARACTERISTICS V_{CC} = 5V, T_A = 25°C

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	LIMITS			
				MIN	TYP	MAX	UNIT
t _{Count}	A	Q _A		32	42		MHz
	B	Q _B		16			
t _w Input pulse width	A	Q		15			ns
	B	Q		30			ns
	Reset	Q		15			ns
t _{Setup} Input setup time				25↓			ns
Propagation delay time							
t _{PLH} Low-to-high level	A	Q _A	C _L = 15pF, R _L = 2kΩ	10	16		ns
t _{PHL} High-to-low level	A	Q _D		12	18		ns
t _{PLH} Low-to-high level	A	Q _D		32	48		ns
t _{PHL} High-to-low level	A	Q _D		34	50		ns
t _{PLH} Low-to-high level	B	Q _B		10	16		ns
t _{PHL} High-to-low level	B	Q _B		14	21		ns
t _{PLH} Low-to-high level	B	Q _C		21	32		ns
t _{PHL} High-to-low level	B	Q _C		23	35		ns
t _{PLH} Low-to-high level	B	Q _D		21	32		ns
t _{PHL} High-to-low level	B	Q _D		23	35		ns
t _{PLH} High-to-low level	Set-to-0	Any		26	40		ns
t _{PLH} Low-to-high level	Set-to-0	Q _A , Q _D		20	30		ns
t _{PHL} High-to-low level	Set-to-0	Q _B , Q _C		26	40		ns

t_{PLH} = low-to-high-level output

t_{PHL} = high-to-low-level output

PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

NOTES:

- A. Input pulses are supplied by a generator having the following characteristics: $t_r \leq 15\text{ns}$, $t_f \leq 5\text{ns}$, PRR = 1 MHz, duty cycle ~ 50%, $Z_{out} \approx 50\text{ ohms}$.
- B. C_1 includes probe and jig capacitance.
- C. All diodes are 1N916 or 1N3064.
- D. Each reset input is tested separately with the other reset at 4.5V.
- E. Reference waveforms are shown with dashed lines.
- F. $V_{ref} = 1.3\text{V}$.

4-BIT BINARY COUNTER

54774293

SPEED/PACKAGE AVAILABILITY


54LS F,W 74LS A

DESCRIPTION

This monolithic counter contains four master-slave flip-flops and a gated zero reset to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-eight.

To use the maximum count length (decade or four-bit binary) of this counter, the B Input is connected to the Q_A output. The input count pulses are applied to input A and the outputs are as described in the function table.

PIN CONFIGURATION



LOGIC

SWITCHING CHARACTERISTICS $V_{CC} = 5V$, $T_A = 25^\circ C$

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	LIMITS			
				MIN	TYP	MAX	UNIT
f_{Count}	A B	Q_A Q_B		32	42		MHz
t_w Input pulse width	A B Reset	Q Q Q		16			ns
t_{Setup} Input setup time				15			ns
t_{PLH}	A	Q_A	$C_L = 15\text{pF},$ $R_L = 400\Omega$	25	10	16	ns
t_{PHL}	A	Q_D			12	18	ns
t_{PLH}	A	Q_D		46	70		ns
t_{PHL}	A	Q_D		46	70		ns
t_{PLH}	B	Q_B		10	16		ns
t_{PHL}	B	Q_B		14	21		ns
t_{PLH}	B	Q_C		21	32		ns
t_{PHL}	B	Q_C		23	35		ns
t_{PLH}	B	Q_D		34	51		ns
t_{PHL}	B	Q_D		34	51		ns
t_{PLH}	Set-to-0	Any		26	40		ns

★ f_{max} = maximum count frequency† t_{PLH} = propagation delay time, low-to-high-level output‡ t_{PHL} = propagation delay time, high-to-low-level output**COUNT SEQUENCE**

(See Note C)


COUNT	OUTPUT			
	Q_D	Q_C	Q_B	Q_A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

RESET/COUNT FUNCTION TABLE

RESET INPUTS		OUTPUT			
$R_0(1)$	$R_0(2)$	Q_D	Q_C	Q_B	Q_A
H	H	L	L	L	L
L	X	X	X	X	COUNT
X	L	L	X	X	COUNT


NOTES:

- A. Output Q_A is connected to input B for BCD count.
- B. Output Q_D is connected to input A for bi-quinary count.
- C. Output Q_A is connected to input B.
- D. H = high level, L = low level, X = irrelevant

PARAMETER MEASUREMENT INFORMATION

NOTES:

- A. Input pulses are supplied by a generator having the following characteristics: $t_r \leq 15$ ns, $t_f \leq 5$ ns, PRR = 1 MHz, duty cycle = 50%, $Z_{out} \approx 50$ ohms.
- B. C_L includes probe and jig capacitance.
- C. All diodes are 1N916 or 1N3064.
- D. Each reset input is tested separately with the other reset at 4.5 V.
- E. Reference waveforms are shown with dashed lines.
- F. $V_{ref} = 1.3$ V.

BLOCK DIAGRAM

The J and K inputs shown without connection are for reference only and are functionally at a high level.