

# 54ACT11643, 74ACT11643 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

TI0096—D2957, JULY 1987—REVISED MARCH 1990


- Inputs are TTL-Voltage Compatible
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These octal bus transceivers are designed for asynchronous, two-way communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input  $\bar{G}$  can be used to disable the device so the buses are effectively isolated.

The 54ACT11643 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74ACT11643 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**54ACT11643 ... JT PACKAGE  
74ACT11643 ... DW OR NT PACKAGE  
(TOP VIEW)**



**54ACT11643 ... FK PACKAGE  
(TOP VIEW)**



NC—No internal connection

## FUNCTION TABLE

CONTROL INPUTS		OPERATION
$\bar{G}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information, current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1990, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


**54ACT11643, 74ACT11643**  
**OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

TI0096—D2957, JULY 1987—REVISED MARCH 1990

**logic symbol†**



**logic diagram (positive logic)**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage range, V <sub>CC</sub> .....	-0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1) .....	-0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Note 1) .....	-0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> ) .....	± 20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) .....	± 50 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> ) .....	± 50 mA
Continuous current through V <sub>CC</sub> or GND pins .....	± 200 mA
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**recommended operating conditions**

		54ACT11643			74ACT11643			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	4	5	5.5	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current			-24			-24	mA
I <sub>OL</sub>	Low-level output current			24			24	mA
Δt/ΔV	Input transition rise or fall rate	0	10	0	0	10	ns/V	
T <sub>A</sub>	Operating free-air temperature	-55		125	-40		85	°C

PRODUCT PREVIEW information concerns products in the formative stages of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-561

**54ACT11643, 74ACT11643**  
**OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

D2957, JULY 1987—REVISED MARCH 1990—TI0096

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11643		74ACT11643		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
VOH	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.1		4.4		V
		5.5 V	5.4			5.4		5.4		
		4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
	I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85				V
		5.5 V						3.85		
	I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V								V
		5.5 V								
VOL	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		0.1	V
		5.5 V			0.1		0.1		0.1	
		4.5 V			0.36		0.5		0.44	
		5.5 V			0.36		0.5		0.44	
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V				1.65				V
		5.5 V							1.65	
I <sub>OZ</sub>	A or B Ports <sup>‡</sup>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.5		±10		±5	μA
I <sub>I</sub>	G or DIR	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1		±1		±1	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			8	160		80	μA
ΔI <sub>CC</sub> <sup>§</sup>		One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		0.9		1		1	mA
C <sub>i</sub>	G or DIR	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4					pF
C <sub>io</sub>	A or B Ports	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		12					pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage.

<sup>§</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**switching characteristics, V<sub>CC</sub> = 5 V ± 0.5 V (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			54ACT11643		74ACT11643		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	1.5	5.6	8.3	1.5	9.9	1.5	9.3	ns
			1.5	5.7	7.7	1.5	9.6	1.5	8.8	
t <sub>PHL</sub>	G	A or B	1.5	8.1	11.5	1.5	13.8	1.5	12.9	ns
			1.5	7.7	10.1	1.5	12.4	1.5	11.4	
t <sub>PZH</sub>	G	A or B	1.5	9.1	12	1.5	13.8	1.5	13.1	ns
			1.5	9.3	11.6	1.5	13.5	1.5	12.7	
t <sub>PZL</sub>										
t <sub>PHZ</sub>										
t <sub>PLZ</sub>										

**operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER	TEST CONDITIONS		TYP	UNIT
	Outputs enabled	Outputs disabled		
C <sub>pd</sub>	Power dissipation capacitance per transceiver	C <sub>L</sub> = 50 pF, f = 1 MHz	45	pF
			12	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



54ACT11643, 74ACT11643  
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

TI0096—D2957, JULY 1987—REVISED MARCH 1990

**PARAMETER MEASUREMENT INFORMATION**



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	OPEN
t <sub>PLZ</sub> /t <sub>PZL</sub>	2 × VCC
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_0 = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .
  - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - D. The outputs are measured one at a time with one input transition per measurement.

**FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS**