




SP26LV432

High-Speed, Low-Power Quad RS-422 Differential Line Receiver

- Quad Differential Line Receivers
- Compatible with the EIA standard for RS-422 serial protocol
- High-Z Output Control
- 14ns Typical Receiver Propagation Delays
- 60mV Typical Input Hysteresis
- Single +3.3V Supply Operation
- Common Receiver Enable Control
- 26LV32 industry standard footprint compatible
- -7.0V to +7.0V Common-Mode Input Voltage Range
- Switching Rates Up to 50Mbps
- Ideal for use with SP26LV431 Quad Drivers




Now Available in Lead-Free Packaging

DESCRIPTION

The **SP26LV432** is a quad differential line receiver with three-state outputs designed to meet the specifications of RS-422. The **SP26LV432** features Sipex's BiCMOS process allowing low power operational characteristics of CMOS technology while meeting all of the demands of the RS-422 serial protocol at 50Mbps under load. The RS-422 protocol allows up to ten receivers to be connected to a multipoint bus transmission line. The **SP26LV432** features a receiver enable control common to all four receivers and a high-Z output with 6mA source and sink capability. Since the cabling can be as long as 4,000 feet, the RS-422 receivers of the **SP26LV432** are equipped with a wide (-7.0V to +7.0V) common-mode input voltage range to accommodate ground potential differences.

TYPICAL APPLICATION CIRCUIT

ENABLE	ENABLE	Input	Output
LOW	HIGH	don't care	High-Z
HIGH	Don't Care	$V_{ID} \geq V_{TH} \text{ (max)}$	HIGH
HIGH	Don't Care	$V_{ID} \leq V_{TH} \text{ (min)}$	LOW
Don't Care	LOW	$V_{ID} \geq V_{TH} \text{ (max)}$	HIGH
Don't Care	LOW	$V_{ID} \leq V_{TH} \text{ (min)}$	LOW
HIGH	Don't Care	Open	HIGH
Don't Care	LOW	Open	HIGH



ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability and cause permanent damage to the device.

V _{CC} (Supply Voltage)	+7.0V
V _{CM} (Common Mode Range)	±14V
V _{DIFF} (Differential Input Voltage)	±14V
V _{IN} (Enable Input Voltage)	V _{CC} + 1.5V
T _{STG} (Storage Temperature Range)	-65°C to +150°C
Maximum Current Per Output	±25mA
Storage Temperature	-65°C to +150°C
Power Dissipation Per Package	
16-pin PDIP (derate 14.3mW/°C above +70°C)	1150mW
16-pin NSOIC (derate 8.95mW/°C above +70°C)	725mW



CAUTION:
ESD (ElectroStatic Discharge) sensitive device. Permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. Personnel should be properly grounded prior to handling this device. The protective foam should be discharged to the destination socket before devices are removed.

ELECTRICAL CHARACTERISTICS

Unless otherwise noted, the following specifications apply for V_{CC} = +3.0V to +3.6V with T_{AMB} = 25°C and all MIN and MAX limits apply across the recommended operating temperature range.

DC PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Supply Voltage, V _{CC}	3.0		3.6	V	
Enable Input Rise or Fall Times		3		ns	
Input Electrical Characteristics					
Minimum Differential Input Voltage, V _{TH}	-200	50	+200	mV	V _{OUT} = V _{OH} or V _{OL} , -7V < V _{CM} < +7V
Input Resistance, R _{IN}	5.0			KΩ	V _{IN} = -7V, +7V, +10V other input = GND
Input Current					
I _{IN}		+1.25	+1.5	mA	V _{IN} = +10V, other input = GND
I _{IN}		-1.5	-2.5	mA	V _{IN} = -10V, other input = GND
Minimum Enable HIGH Input Level Voltage, V _{IH(EN)}	2.0			V	
Maximum Enable LOW Input Level Voltage, V _{IL(EN)}			0.8	V	
Maximum Enable Input Current, I _{EN}		±1.0		μA	V _{IN} = V _{CC} or GND
Input Hysteresis, V _{HYST}		60		mV	V _{CM} = 0V
Quiescent Supply Current, I _{CC}		5	15	mA	V _{CC} = +3.3V, V _{DIF} = +1V
Output Electrical Characteristics					
Minimum High Level Output Voltage, V _{OH}	2.4	2.8		V	V _{CC} = +3.0V, V _{DIFF} = +1V, I _{OUT} = -6mA
Maximum Low Level Output Voltage, V _{OL}		0.2	0.5	V	V _{CC} = +3.0V, V _{DIFF} = -1V, I _{OUT} = +6mA
Maximum Tri-state Output Leakage Current, I _{OZQ}		±0.5	±5.0	μA	V _{OUT} = V _{CC} or GND, ENABLE = V _{IL} , ENABLE = V _{IH}

SPECIFICATIONS (continued)

Unless otherwise noted, the following specifications apply for $V_{CC} = +3.0V$ to $+3.6V$, $T_{amb} = 25^{\circ}C$, $t_r \leq 6ns$, $t_f \leq 6ns$, and all MIN and MAX limits apply across the recommended operating temperature range.

	MIN.	TYP.	MAX.	UNITS	CONDITIONS
AC PARAMETERS					
Propagation Delays Input to Output, t_{PLH} , t_{PHL}		14	35	ns	Refer to figure 2. $C_L = 50\text{pF}$, $V_{DIFF} = 2.5\text{V}$, $V_{CM} = 0\text{V}$, $V_{CC} = +5\text{V}$
Output Rise and Fall Times, t_{RISE} , t_{FALL}		5	10	ns	$C_L = 50\text{pF}$, $V_{DIFF} = 2.5\text{V}$, $V_{CM} = 0\text{V}$, $V_{CC} = +5\text{V}$
Propagation Delay ENABLE to Output, t_{PLZ} , t_{PHZ}			40	ns	$C_L = 50\text{pF}$, $R_L = 1000\Omega$, $V_{DIFF} = 2.5\text{V}$, $V_{CC} = +5\text{V}$
Propagation Delay ENABLE to Output, t_{PZL} , t_{PZH}			40	ns	Refer to Figure 4. $C_L = 50\text{pF}$, $R_L = 1000\Omega$, $V_{DIFF} = 2.5\text{V}$, $V_{CC} = +5\text{V}$





Figure 1. SP26LV432 Block Diagram



PINOUT

PIN DESCRIPTION

PIN NUMBER	PIN NAME	DESCRIPTION
1	RI ₁ B	Inverted RS-422 receiver input.
2	RI ₁ A	Non-inverted RS-422 receiver input.
3	RO ₁	TTL receiver output.
4	ENABLE	Receiver input enable, active HIGH.
5	RO ₂	TTL receiver output.
6	RI ₂ A	Non-inverted RS-422 receiver input.
7	RI ₂ B	Inverted RS-422 receiver input.
8	GND	Ground.
9	RI ₃ B	Inverted RS-422 receiver input.
10	RI ₃ A	Non-inverted RS-422 receiver input.
11	RO ₃	TTL receiver output.
12	ENABLE	Receiver input enable, active LOW.
13	RO ₄	TTL receiver output.
14	RI ₄ A	Non-inverted RS-422 receiver input.
15	RI ₄ B	Inverted RS-422 receiver input.
16	V _{CC}	+3.0V to +3.6V power supply.




Figure 2. Propagation Delay




Figure 3. Test Circuit for high-Z Output Timing




Figure 4. High Impedance Output Enable and Disable Waveforms




Figure 5. Differential Propagation Delay vs Temperature




Figure 6. Differential Propagation Delay vs Supply Voltage




Figure 7. Differential Skew vs Temperature




Figure 8. Differential Skew vs Supply Voltage




Figure 9. High Output Voltage vs Current over Temperature




Figure 10. High Output Voltage vs Current over Supply Voltage




Figure 11. Low Output Voltage vs Current over Temperature




Figure 12. Low Output Voltage vs Current over Supply Voltage




Figure 13. Input Resistance vs Input Voltage




Figure 14. Input Current vs Supply Voltage




Figure 15. Transition Voltage vs Temperature




Figure 16. Transition Voltage vs Supply Voltage




Figure 17. Supply Current vs Temperature




Figure 18. Disabled Supply Current vs Supply Voltage




Figure 19. Supply Current vs Data Rate

The SP26LV432 is a low-power quad differential line receiver designed for digital data transmission meeting specifications of the EIA standard RS-422 protocol. The SP26LV432 features Sipex's BiCMOS process allowing low power operational characteristics of CMOS technology while meeting all of the demands of the RS-422 serial protocol to at least 50Mbps under load in harsh environments.

The RS-422 standard is ideal for multi-drop applications and for long-distance communication. The RS-422 protocol allows up to ten receivers to be connected to a data bus, making it an ideal choice for multi-drop applications. Since the cabling can be as long as 4,000 feet, the RS-422 receivers have an input sensitivity of 200mV over the wide (-7.0V to +7.0V) common mode range to accommodate ground potential differences. Internal pull-up and pull-down resistors prevent output oscillation on unused channels. Because the RS-422 is a differential interface, data is virtually immune to noise in the transmission line.

ENABLE	$\overline{\text{ENABLE}}$	Input	Output
LOW	HIGH	don't care	High-Z
HIGH	Don't Care	$V_{ID} \geq V_{TH} \text{ (max)}$	HIGH
HIGH	Don't Care	$V_{ID} \leq V_{TH} \text{ (min)}$	LOW
Don't Care	LOW	$V_{ID} \geq V_{TH} \text{ (max)}$	HIGH
Don't Care	LOW	$V_{ID} \leq V_{TH} \text{ (min)}$	LOW
HIGH	Don't Care	Open	HIGH
Don't Care	LOW	Open	HIGH

Figure 20. Truth Table, Enable/Disable Function Common to all Four RS-422 Receivers

The SP26LV432 accepts RS-422 levels and translates these into TTL or CMOS input levels. The SP26LV432 features active HIGH and active LOW receiver enable controls common to all four receiver channels. A logic HIGH on the ENABLE pin (pin 4) or a logic LOW on the ENABLE pin (pin 12) will enable the differential receiver outputs. A logic LOW on the ENABLE pin (pin 4) and a logic HIGH on the ENABLE pin (pin 12) will force the receiver outputs into high impedance (high-Z). Refer to the truth table in Figure 20.

The RS-422 line receivers feature high source and sink current capability. All receivers are internally protected against short circuits on their inputs. The receivers feature tri-state outputs with 6mA source and sink capability. The typical receiver propagation delay is 14ns (35ns max).

To minimize reflections, the multipoint bus transmission line should be terminated at both ends in its characteristic impedance, and stub lengths off the main line should be kept as short as possible.











Figure 21. Two-Wire Balanced Systems, RS-422



16 PIN PDIP JEDEC MS-001 (BB) Variation			
SYMBOL	MIN	NOM	MAX
A	-	-	0.21
A1	0.15	-	-
A2	0.115	0.13	0.195
b	0.014	0.018	0.022
b2	0.045	0.06	0.07
b3	0.3	0.039	0.045
c	0.008	0.01	0.014
D	0.735	0.75	0.755
D1	0.005	-	-
E	0.3	0.31	0.325
E1	0.24	0.25	0.28
e	.100 BSC		
eA	.300 BSC		
eB	-	-	0.43
L	0.115	0.13	0.15



Note: Dimensions in (mm)





16 Pin NSOIC JEDEC MO-012 (AC) Variation			
SYMBOL	MIN	NOM	MAX
A	1.35	-	1.75
A1	0.1	-	0.25
A2	1.25	-	1.65
b	0.31	-	0.51
c	0.17	-	0.25
D	9.90 BSC		
E	6.00 BSC		
E1	3.90 BSC		
e	1.27 BSC		
L	0.4	-	1.27
L1	1.04 REF		
L2	0.25 BSC		
Ø	0°	-	8°
Ø1	5°	-	15°

Note: Dimensions in (mm)



ORDERING INFORMATION

Model	Temperature Range	Package
SP26LV432CP	0°C to +70°C	16-pin PDIP
SP26LV432CP-L	0°C to +70°C	16-pin PDIP
SP26LV432CN	0°C to +70°C	16-pin NSOIC
SP26LV432CN-L	0°C to +70°C	16-pin NSOIC
SP26LV432CN/TR	0°C to +70°C	16-pin NSOIC
SP26LV432CN-L/TR	0°C to +70°C	16-pin NSOIC

Available in lead free packaging. To order add "-L" suffix to part number.

Example: SP26LV432CN/TR = standard; SP26LV432CN-L/TR = lead free

/TR = Tape and Reel

Pack quantity is 2,500 for NSOIC.

REVISION HISTORY

DATE	REVISION	DESCRIPTION
3/08/04	A	Production Release.
3/08/04	B	Included tape and reel p/n.
4/17/06	C	Fixed truth table typo pg1



SOLVED BY SIPEX

Sipex Corporation

**Headquarters and
Sales Office**
233 South Hillview Drive
Milpitas, CA 95035
TEL: (408) 934-7500
FAX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.