

# PIC18F1XK22/LF1XK22 Data Sheet

# 20-Pin Flash Microcontrollers with nanoWatt XLP Technology

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U S A, and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



#### ISBN: 978-1-60932-280-9

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# PIC18F1XK22/LF1XK22

## 20-Pin Flash Microcontrollers with nanoWatt XLP Technology

#### High-Performance RISC CPU:

- C Compiler Optimized Architecture:
- Optional extended instruction set designed to optimize re-entrant code
- 256 bytes Data EEPROM
- Up to 16 Kbytes Linear Program Memory Addressing
- Up to 512 bytes Linear Data Memory Addressing
- Up to 16 MIPS Operation
- 16-bit Wide Instructions, 8-bit Wide Data Path
- Priority Levels for Interrupts
- 31-Level, Software Accessible Hardware Stack
- 8 x 8 Single-Cycle Hardware Multiplier

#### Flexible Oscillator Structure:

- Precision 16 MHz Internal Oscillator Block:
  - Factory calibrated to ± 1%
  - Software selectable frequencies range of 31 kHz to 16 MHz
  - 64 MHz performance available using PLL no external components required
- Four Crystal modes up to 64 MHz
- Two External Clock modes up to 64 MHz
- 4X Phase Lock Loop (PLL)
- Secondary Oscillator using Timer1 @ 32 kHz
- Fail-Safe Clock Monitor
- Allows for safe shutdown if peripheral clock stops
- Two-Speed Oscillator Start-up

#### **Special Microcontroller Features:**

- Full 5.5V Operation PIC18F1XK22
- 1.8V-3.6V Operation PIC18LF1XK22
- Self-reprogrammable under Software Control
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Programmable Brown-out Reset (BOR)
- Extended Watchdog Timer (WDT):
- Programmable period from 4ms to 131s
- Programmable Code Protection
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) via two pins
- · In-Circuit Debug via Two Pins

## Extreme Low-Power Management PIC18LF1XK22 with nanoWatt XLP:

- Sleep mode: 34 nA
- Watchdog Timer: 460 nA
- Timer1 Oscillator: 650 nA @ 32 kHz

#### **Analog Features:**

- Analog-to-Digital Converter (ADC) module
  - 10-bit resolution, 12 channels
  - Auto acquisition capability
  - Conversion available during Sleep
- Analog Comparator module:
  - Two rail-to-rail analog comparators
  - Independent input multiplexing
  - Inputs and outputs externally accessible
- · Voltage Reference module:
  - Programmable (% of VDD), 16 steps
  - Two 16-level voltage ranges using VREF pins
  - Programmable Fixed Voltage Reference (FVR), 3 levels

#### **Peripheral Highlights:**


- 17 I/O Pins and 1 Input-only Pin:
  - High current sink/source 25 mA/25 mA
  - Programmable weak pull-ups
  - Programmable interrupt-on- change
  - Three external interrupt pins
- Four Timer modules:
  - 3 16-bit timers/counters with prescaler
  - 1 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Dedicated, low-power Timer1 oscillator
   Enhanced Capture/Compare/PWM (ECCP) module:
  - One, two or four PWM outputs
  - Selectable polarity
  - Programmable dead time
  - Auto-shutdown and Auto-restart
  - PWM output steering control
- Master Synchronous Serial Port (MSSP) module
  - 3-wire SPI (supports all 4 SPI modes)
  - I<sup>2</sup>C<sup>™</sup> Master and Slave modes (Slave mode address masking)
- Enhanced Universal Synchronous Asynchronous Receiver Transmitter module (EUSART)
  - Supports RS-232, RS-485 and LIN 2.0
  - Auto-Baud Detect
  - Auto Wake-up on Break
- SR Latch (555 Timer) module with:
  - Configurable inputs and outputs
  - Supports mTouch™ capacitive sensing
    - applications

#### TABLE 1:DEVICE OVERVIEW

	Program	Memory	Data N	lemory			D Is	ors	rs -bit			RT	ų
Device	Bytes	Words	SRAM (bytes)	Data EEPROM (bytes)	Pins	I/O <sup>(1)</sup>	10-bit A/D Channels	Comparato	Timers 8-bit/16-l	ЕССР	dssm	EUSAR	SR Latch
PIC18F13K22 PIC18LF13K22	8K	4K	256	256	20	18	12-ch	2	1/3	1	1	1	Yes
PIC18F14K22 PIC18LF14K22	16K	8K	512	256	20	18	12-ch	2	1/3	1	1	1	Yes

Note 1: One pin is input-only.

#### **Pin Diagrams**



20-Pin DIL	20-Pin QFN	0/1	Analog	Comparator	Reference	ECCP	EUSART	dSSM	SR Latch	Timers	Interrupts	Pull-up	Basic
19	16	RA0	AN0	C1IN+	VREF-/CVREF	_	_	—	—	—	IOC/INT0	Y	PGD
18	15	RA1	AN1	C12IN0-	VREF+	_	_	—	_	_	IOC/INT1	Y	PGC
17	14	RA2	AN2	C10UT	_	_		_	SRQ	T0CKI	IOC/INT2	Y	—
4	1	RA3	_	—	_	_	_	_	—		IOC	Y	MCLR/VPP
3	20	RA4	AN3	—	_	_	_	—	—	_	IOC	Y	OSC2/CLKOUT
2	19	RA5	_	—	_	—	_	_	_	T13CKI	IOC	Y	OSC1/CLKIN
13	10	RB4	AN10	—	—	—	_	SDI/SDA	—	—	IOC	Y	—
12	9	RB5	AN11	—	—	—	RX/DT	_	—	_	IOC	Υ	—
11	8	RB6	_	_	_	_	-	SCL/SCK	—	_	IOC	Υ	—
10	7	RB7		—	_	—	TX/CK	—	—	—	IOC	Y	_
16	13	RC0	AN4	C2IN+	_	_	-	—	—	—	_	—	—
15	12	RC1	AN5	C12IN1-	_	—	—	—	—	—	—		—
14	11	RC2	AN6	C12IN2-	_	P1D	-	—	—	—	_		—
7	4	RC3	AN7	C12IN3-	_	P1C	—	—	—	—	—	—	PGM
6	3	RC4		C2OUT	_	P1B	-	—	SRNQ	—	_	—	—
5	2	RC5	—	—	_	CCP1/P1A	—	—	—	—	—	—	—
8	5	RC6	AN8	_		_		SS	—	_	—	—	—
9	6	RC7	AN9	—	_	_		SDO	—	_	—	—	_
1	18	_	—	—	_	_		-	—	—	—	—	Vdd
20	17	_	_	_	—	—	—	—	—	—	—	—	Vss

#### TABLE 1-1: PIC18F1XK22/LF1XK22 PIN SUMMARY

#### **Table of Contents**

1.0	Device Overview	9
2.0	Oscillator Module	15
3.0	Memory Organization	27
4.0	Flash Program Memory	49
5.0	Data EEPROM Memory	59
6.0	8 x 8 Hardware Multiplier	63
7.0	Interrupts	65
8.0	I/O Ports	79
9.0	Timer0 Module	97
10.0	Timer1 Module	101
11.0	Timer2 Module	107
12.0	Timer3 Module	109
13.0	Enhanced Capture/Compare/PWM (ECCP) Module	113
14.0	Master Synchronous Serial Port (MSSP) Module	135
15.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	179
16.0	Analog-to-Digital Converter (ADC) Module	207
17.0	Comparator Module	221
18.0	Power-Managed Modes	233
19.0	SR Latch	239
20.0	Voltage References	243
	Reset	
22.0	Special Features of the CPU	261
23.0	Instruction Set Summary	277
24.0	Development Support	327
25.0	Electrical Specifications	331
26.0	DC and AC Characteristics Graphs and Tables	365
27.0	Packaging Information	367
	ndix A: Revision History	
Appe	ndix B: Device Differences	373

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

NOTES:

#### 1.0 DEVICE OVERVIEW

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance with the addition of high-endurance, Flash program memory. On top of these features, the PIC18F1XK22/LF1XK22 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

#### 1.1 New Core Features

#### 1.1.1 nanoWatt XLP TECHNOLOGY

All of the devices in the PIC18F1XK22/LF1XK22 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- **Multiple Idle Modes:** The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- On-the-fly Mode Switching: The power-managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- Low Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer are minimized. See Section 25.0 "Electrical Specifications" for values.

#### 1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F1XK22/LF1XK22 family offer ten different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes, using crystals or ceramic resonators
- External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O)
- External RC Oscillator modes with the same pin options as the External Clock modes
- An internal oscillator block which contains a 16 MHz HFINTOSC oscillator and a 31 kHz LFINTOSC oscillator which together provide 8 user selectable clock frequencies, from 31 kHz to 16 MHz. This option frees the two oscillator pins for use as additional general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier, available to both the high-speed crystal and internal oscillator modes, which allows clock speeds of up to 64 MHz. Used with the internal oscillator, the PLL gives users a complete selection of clock speeds, from 31 kHz to 32 MHz – all without using an external crystal or clock circuit.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the LFINTOSC. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

#### 1.2 Other Special Features

- Memory Endurance: The Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 10K for program memory and 100K for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-programmability: These devices can write to their own program memory spaces under internal software control. Using a bootloader routine located in the code protected Boot Block, it is possible to create an application that can update itself in the field.
- Extended Instruction Set: The PIC18F1XK22/LF1XK22 family introduces an optional extension to the PIC18 instruction set, which adds 8 new instructions and an Indexed Addressing mode. This extension has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.
- Enhanced CCP module: In PWM mode, this module provides 1, 2 or 4 modulated outputs for controlling half-bridge and full-bridge drivers. Other features include:
  - Auto-Shutdown, for disabling PWM outputs on interrupt or other select conditions
  - Auto-Restart, to reactivate outputs once the condition has cleared
  - Output steering to selectively enable one or more of 4 outputs to provide the PWM signal.
- Enhanced Addressable USART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN bus protocol. Other enhancements include automatic baud rate detection and a 16-bit Baud Rate Generator for improved resolution.
- 10-bit A/D Converter: This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit postscaler, allowing an extended time-out range that is stable across operating voltage and temperature. See Section 25.0 "Electrical Specifications" for time-out periods.

#### 1.3 Details on Individual Family Members

Devices in the PIC18F1XK22/LF1XK22 family are available in 20-pin packages. Block diagrams for the two groups are shown in Figure 1-1.

The devices are differentiated from each other in the following ways:


- 1. Flash program memory:
  - 8 Kbytes for PIC18F13K22/LF13K22
  - 16 Kbytes for PIC18F14K22/LF14K22

All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in Table 1-1 and I/O description are in Table 1-2.

Features	PIC18F13K22	PIC18LF13K22	PIC18F14K22	PIC18LF14K22				
Extended Voltage Range (1.8 - 5.5V)	Yes	No	Yes	No				
Program Memory (Bytes)	8	K	16K					
Program Memory (Instructions)	40	)96	81	92				
Data Memory (Bytes)	2	56	512					
Operating Frequency	DC – 64 MHz							
Interrupt Sources	30							
I/O Ports	Ports A, B, C							
Timers		4	1					
Enhanced Capture/ Compare/PWM Modules			1					
Serial Communications		MSSP, Enha	nced USART					
10-Bit Analog-to-Digital Module		12 Input	Channels					
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WE (PWRT, OST)							
Instruction Set	75 Instruc	ctions, 83 with Exte	nded Instruction Se	et Enabled				
Packages			P, SOIC (300 mil) Ix0.9mm)					

#### TABLE 1-1: DEVICE FEATURES FOR THE PIC18F1XK22/LF1XK22 (20-PIN DEVICES)



#### FIGURE 1-1: PIC18F1XK22/LF1XK22 BLOCK DIAGRAM

Din Nome		in nber	Pin	Buffer	
Pin Name	DIL	QFN	Туре	Туре	Description
RA0/AN0/CVREF/VREF-/C1IN+/INT0/PGD	19	16			
RA0			I/O	TTL	Digital I/O
AN0			I	Analog	ADC channel 0
CVREF			0	Analog	DAC reference voltage output
VREF-			I	Analog	ADC and DAC reference voltage (low) input
C1IN+				Analog	Comparator C1 non-inverting input
INT0			I	ST	External interrupt 0
PGD			I/O	ST	ICSP™ programming data pin
RA1/AN1/C12IN0-/VREF+/INT1/PGC	18	15			
RA1			I/O	TTL	Digital I/O
AN1				Analog	ADC channel 1
C12INO-			1	Analog	Comparator C1 and C2 non-inverting input
VREF+			1	Analog	ADC and DAC reference voltage (high) input
INT1				ST	External interrupt 1
PGC			I/O	ST	ICSP™ programming clock pin
RA2/AN2/C1OUT/T0CKI/INT2/SRQ	17	14			
RA2			I/O	ST	Digital I/O
AN2			I	Analog	ADC channel 2
C1OUT			_	CMOS	Comparator C1 output
TOCKI				ST	Timer0 external clock input
INT2				ST	External interrupt 2
SRQ			0	CMOS	SR latch output
RA3/MCLR/VPP	4	1			
RA3			I	ST	Digital input
MCLR			1	ST	Active-low Master Clear with internal pull-up
VPP			Р	—	High voltage programming input
RA4/AN3/OSC2/CLKOUT	3	20			
RA4			I/O	TTL	Digital I/O
AN3			1	Analog	ADC channel 3
OSC2			0	XTAL	Oscillator crystal output. Connect to crystal or resonator
					in Crystal Oscillator mode
CLKOUT			0	CMOS	In RC mode, OSC2 pin outputs CLKOUT which
					has 1/4 the frequency of OSC1 and denotes
					the instruction cycle rate
RA5/OSC1/CLKIN/T13CKI	2	19			
RA5	1		I/O	TTL	Digital I/O
OSC1	1		1	XTAL	Oscillator crystal input or external clock input
					ST buffer when configured in RC mode; analog other
	1				wise
CLKIN			I	CMOS	External clock source input. Always associated with the
					pin function OSC1 (See related OSC1/CLKIN, OSC2,
					CLKOUT pins
T13CKI			Ι	ST	Timer0 and Timer3 external clock input
RB4/AN10/SDI/SDA	13	10			
RB4			I/O	TTL	Digital I/O
AN10	1		I	Analog	ADC channel 10
SDI			1	ST	SPI data in
SDA	1		I/O	ST	I <sup>2</sup> C™ data I/O
RB5/AN11/RX/DT	12	9			
RB5	1		I/O	TLL	Digital I/O
AN11			1	Analog	ADC channel 11
RX	1		i	ST	EUSART asynchronous receive
DT			I/O	ST	EUSART synchronous data (see related RX/TX)
Legend: TTL = TTL compatible input	1	I			MOS = CMOS compatible input or output
ST = Schmitt Trigger input				I I	= Input
O = Output				P	= Power

TABLE 1-2: PIC18F1XK22/LF1XK22 PIN SUMMARY

#### TABLE 1-2:PIC18F1XK22/LF1XK22 PIN SUMMARY

Pin Name	Pin Number			Buffer	Description
	DIL	QFN	Туре	Туре	Description
RB6/SCK/SCL	11	8			
RB6			I/O	TLL	Digital I/O
SCK			I/O	ST	Synchronous serial clock input/output for SPI mode
SCL			I/O	ST	Synchronous serial clock input/output for $I^2C^{\mathrm{T}\!\mathrm{M}}$ mode
RB7/TX/CK	10	7			
RB7			I/O	TLL	Digital I/O
ТХ			0	CMOS	EUSART asynchronous transmit
СК			I/O	ST	EUSART synchronous clock (see related RX/DT)
RC0/AN4/C2IN+	16	13			
RC0			I/O	ST	Digital I/O
AN4			1	Analog	ADC channel 4
C2IN+			I	Analog	Comparator C2 non-inverting input
RC1/AN5/C12IN-/INT1	15	12		<b>0T</b>	
RC1			I/O	ST	Digital I/O
AN5 C12IN-				Analog Analog	ADC channel 5 Comparator C1 and C2 non-inverting input
INT1				ST	External interrupt 0
RC2/AN6/C12IN2-/P1D/INT2	14	11			
RC2	14		I/O	ST	Digital I/O
ANG			1	Analog	ADC channel 6
C12IN2-			i	Analog	Comparator C1 and C2 inverting input
P1D			0	CMOS	Enhanced CCP1 PWM output
RC3/AN7/C12IN3-/P1C/PGM	7	4			
RC3			I/O	ST	Digital I/O
AN7			I	Analog	ADC channel 7
C12IN3-			I	Analog	Comparator C1 and C2 inverting input
P1C			0	CMOS	Enhanced CCP1 PWM output
PGM			I/O	ST	Low-Voltage ICSP Programming enable pin
RC4/C12OUT/P1B/SRQ	6	3			
RC4			1/0	ST	Digital I/O
C12OUT			0	CMOS	Comparator C1 and C2 output
P1B SRNQ			0	CMOS CMOS	Enhanced CCP1 PWM output SR latch output
RC5/CCP1/P1A	5	2		0.000	
RC5/CCP I/P IA RC5	5	2	I/O	ST	Digital I/O
CCP1			1/O	ST	Capture 1 input/Compare 1 output/PWM 1 output
P1A			0	CMOS	Enhanced CCP1 PWM output
RC6/AN8/SS	8	5			· · · · · · · · · · · · · · · · · · ·
RC6	Ĩ	Ĩ	I/O	ST	Digital I/O
AN8			1	Analog	ADC channel 8
SS			Т	TTL	SPI slave select input
RC7/AN9/SDO	9	6			
RC7			I/O	ST	Digital I/O
AN9			I.	Analog	ADC channel 9
SDO	<u> </u>		0	CMOS	SPI data out
/ss	20	17	Р		Ground reference for logic and I/O pins
/DD	1	18	Р	_	Positive supply for logic and I/O pins
Legend: TTL = TTL compatible input				C	CMOS = CMOS compatible input or output
ST = Schmitt Trigger input				I	= Input
O = Output				F	P = Power

O = Output

XTAL= Crystal Oscillator

P = Power

illator

### 2.0 OSCILLATOR MODULE

#### 2.1 Overview

The oscillator module has a variety of clock sources and features that allow it to be used in a wide range of applications, maximizing performance and minimizing power consumption. Figure 2-1 illustrates a block diagram of the oscillator module.

Key features of the oscillator module include:

- System Clocks
- System Clock Selection
  - Primary External Oscillator
  - Secondary External Oscillator
  - Internal Oscillator
- Oscillator Start-up Timer
- System Clock Selection
- Clock Switching
- 4x Phase Lock Loop Frequency Multiplier
- · CPU Clock Divider
- Two-Speed Start-up Mode
- Fail-Safe Clock Monitoring

#### 2.2 System Clocks

The PIC18F1XK22/LF1XK22 can be operated in 13 different oscillator modes. The user can program these using the available Configuration bits. In addition, clock support functions such as Fail-Safe and two Start-up can also be configured.

The available Primary oscillator options include:

- External Clock, low power (ECL)
- External Clock, medium power (ECM)
- External Clock, high power (ECH)
- External Clock, low power, CLKOUT function on RA4/OSC2 (ECCLKOUTL)
- External Clock, medium power, CLKOUT function on RA4/OSC2 (ECCLKOUTM)
- External Clock, high power, CLKOUT function on RA4/OSC2 (ECCLKOUTH)
- External Crystal (XT)
- · High-speed Crystal (HS)
- Low-power crystal (LP)
- External Resistor/Capacitor (EXTRC)
- External RC, CLKOUT function on RA4/OSC2
- 31.25 kHz 16 MHz internal oscillator (INTOSC)
- 31.25 kHz 16 MHz internal oscillator, CLKOUT function on RA4/OSC2

Additionally, the 4xPLL may be enabled in hardware or software (under certain conditions) for increased oscillator speed.

#### 2.3 System Clock Selection

The SCS bits of the OSCCON register select between the following clock sources:

- Primary External Oscillator
- · Secondary External Oscillator

Internal Oscillator

Note:	The freq	ueno	cy of	the sys	stem clock w	ill be
	referred	to	as	Fosc	throughout	this
	documer	nt.				

TABLE 2-1: SYSTEM CLOCK SELECTION	TABLE 2-1:	SYSTEM CLOCK SELECTION
-----------------------------------	------------	------------------------

Configuration	Selection
SCS <1:0>	System Clock
1x	Internal Oscillator
01	Secondary External Oscillator
00	Oscillator defined by
(Default after Reset)	FOSC<3:0>

The default state of the SCS bits sets the system clock to be the oscillator defined by the FOSC bits of the CONFIG1H Configuration register. The system clock will always be defined by the FOSC bits until the SCS bits are modified in software.

When the Internal Oscillator is selected as the system clock, the IRCF bits of the OSCCON register and the INTSRC bit of the OSCTUNE register will select either the LFINTOSC or the HFINTOSC. The LFINTOSC is selected when the IRCF<2:0> = 000 and the INTSRC bit is clear. All other combinations of the IRCF bits and the INTSRC bit will select the HFINTOSC as the system clock.


#### 2.4 Primary External Oscillator

The Primary External Oscillator's mode of operation is selected by setting the FOSC<3:0> bits of the CONFIG1H Configuration register. The oscillator can be set to the following modes:

- LP: Low-Power Crystal
- XT: Crystal/Ceramic Resonator
- · HS: High-Speed Crystal Resonator
- RC: External RC Oscillator
- EC: External Clock

Additionally, the Primary External Oscillator may be shut-down under firmware control to save power.





**Note:** If using a low-frequency external oscillator and want to multiple it by 4 via PLL, the ideal input frequency is from 4 MHz to 16 MHz.

#### 2.4.1 PRIMARY EXTERNAL OSCILLATOR SHUT-DOWN

The Primary External Oscillator can be enabled or disabled via software. To enable software control of the Primary External Oscillator, the PCLKEN bit of the CONFIG1H Configuration register must be set. With the PCLKEN bit set, the Primary External Oscillator is controlled by the PRI\_SD bit of the OSCCON2 register. The Primary External Oscillator will be enabled when the PRI\_SD bit is set, and disabled when the PRI\_SD bit is clear.

Note: The Primary External Oscillator cannot be shut down when it is selected as the System Clock. To shut down the oscillator, the system clock source must be either the Secondary Oscillator or the Internal Oscillator.

#### 2.4.2 LP, XT AND HS OSCILLATOR MODES

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 2-2). The mode selects a low, medium or high gain setting of the internal inverteramplifier to support various resonator types and speed.

**LP** Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is best suited to drive resonators with a low drive level specification, for example, tuning fork type crystals.


**XT** Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

**HS** Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.

Figure 2-2 and Figure 2-3 show typical circuits for quartz crystal and ceramic resonators, respectively.

#### FIGURE 2-2:


#### QUARTZ CRYSTAL OPERATION (LP, XT OR HS MODE)



Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.

- **2:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.
- **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
  - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices" (DS00826)
  - AN849, "Basic PIC<sup>®</sup> Oscillator Design" (DS00849)
  - AN943, "Practical PIC<sup>®</sup> Oscillator Analysis and Design" (DS00943)
  - AN949, "Making Your Oscillator Work" (DS00949)

#### FIGURE 2-3: CERAMIC RESONATOR OPERATION (XT OR HS MODE)




- **2:** The value of RF varies with the Oscillator mode selected (typically between 2 MΩ to 10 MΩ).
- **3:** An additional parallel feedback resistor (RP) may be required for proper ceramic resonator operation.

#### 2.4.3 EXTERNAL RC

The External Resistor-Capacitor (RC) mode supports the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required. In RC mode, the RC circuit connects to OSC1, allowing OSC2 to be configured as an I/O or as CLKOUT. The CLKOUT function is selected by the FOSC bits of the CONFIG1H Configuration register. When OSC2 is configured as CLKOUT, the frequency at the pin is the frequency of the RC oscillator divided by 4. Figure 2-4 shows the external RC mode connections.





The RC oscillator frequency is a function of the supply voltage, the resistor REXT, the capacitor CEXT and the operating temperature. Other factors affecting the oscillator frequency are:

- Input threshold voltage variation
- Component tolerances
- · Variation in capacitance due to packaging

#### 2.4.4 EXTERNAL CLOCK

The External Clock (EC) mode allows an externally generated logic level clock to be used as the system's clock source. When operating in this mode, the external clock source is connected to the OSC1 allowing OSC2 to be configured as an I/O or as CLKOUT. The CLKOUT function is selected by the FOSC bits of the CONFIG1H Configuration register. When OSC2 is configured as CLKOUT, the frequency at the pin is the frequency of the EC oscillator divided by 4.

Three different power settings are available for EC mode. The power settings allow for a reduced IDD of the device, if the EC clock is known to be in a specific range. If there is an expected range of frequencies for the EC clock, select the power mode for the highest frequency.

- EC Low power 0 250 kHz
- EC Medium power 250 kHz 4 MHz
- EC High power 4 64 MHz

#### 2.5 Secondary External Oscillator

The Secondary External Oscillator is designed to drive an external 32.768 kHz crystal. This oscillator is enabled or disabled by the T1OSCEN bit of the T1CON register. See **Section 10.0 "Timer1 Module"** for more information.

#### 2.6 Internal Oscillator

The internal oscillator module contains two independent oscillators which are:

- · LFINTOSC: Low-Frequency Internal Oscillator
- HFINTOSC: High-Frequency Internal Oscillator

When operating with either oscillator, OSC1 will be an I/O and OSC2 will be either an I/O or CLKOUT. The CLKOUT function is selected by the FOSC bits of the CONFIG1H Configuration register. When OSC2 is configured as CLKOUT, the frequency at the pin is the frequency of the Internal Oscillator divided by 4.

#### 2.6.1 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is a 31 kHz internal clock source. The LFINTOSC oscillator is the clock source for:

- · Power-up Timer
- Watchdog Timer
- Fail-Safe Clock Monitor

The LFINTOSC is enabled when any of the following conditions are true:

- Power-up Timer is enabled (PWRTEN = 0)
- Watchdog Timer is enabled (WDTEN = 1)
- Watchdog Timer is enabled by software (WDTEN = 0 and SWDTEN = 1)
- Fail-Safe Clock Monitor is enabled (FCMEM = 1)
- SCS1 = 1 and IRCF<2:0> = 000 and INTSRC = 0
- FOSC<3:0> selects the internal oscillator as the primary clock and IRCF<2:0> = 000 and INTSRC = 0
- IESO = 1 (Two-Speed Start-up) and IRCF<2:0> = 000 and INTSRC = 0

#### 2.6.2 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a precision oscillator that is factory-calibrated to operate at 16 MHz. The output of the HFINTOSC connects to a postscaler and a multiplexer (see Figure 2-1). One of eight frequencies can be selected using the IRCF<2:0> bits of the OSCCON register. The following frequencies are available from the HFINTOSC:

- 16 MHZ
- 8 MHZ
- 4 MHZ
- 2 MHZ
- 1 MHZ (Default after Reset)
- 500 kHz
- 250 kHz
- 31 kHz

The HFIOFS bit of the OSCCON register indicates whether the HFINTOSC is stable.

- Note 1: Selecting 31 kHz from the HFINTOSC oscillator requires IRCF<2:0> = 000 and the INTSRC bit of the OSCTUNE register to be set. If the INTSRC bit is clear, the system clock will come from the LFINTOSC.
  - 2: Additional adjustments to the frequency of the HFINTOSC can made via the OSCTUNE registers. See Register 2-3 for more details.

The HFINTOSC is enabled if any of the following conditions are true:

- SCS1 = 1 and IRCF<2:0>  $\neq$  000
- SCS1 = 1 and IRCF<2:0> = 000 and INTSRC = 1
- FOSC<3:0> selects the internal oscillator as the primary clock and
  - IRCF<2:0> ≠ 000 or
  - IRCF<2:0> = 000 and INTSRC = 1
- IESO = 1 (Two-Speed Start-up) and
  - IRCF<2:0> ≠ 000 or
  - IRCF<2:0> = 000 and INTSRC = 1
- FCMEM = 1 (Fail-Safe Clock Monitoring) and
  - IRCF<2:0> ≠ 000 or
  - IRCF<2:0> = 000 and INTSRC = 1

#### 2.7 Oscillator Control

The Oscillator Control (OSCCON) (Register 2-1) and the Oscillator Control 2 (OSCCON2) (Register 2-2) registers control the system clock and frequency selection options.

#### REGISTER 2-1: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0	R/W-0	R/W-1	R/W-1	R-q	R-0	R/W-0	R/W-0
IDLEN	IRCF2	IRCF1	IRCF0	OSTS <sup>(1)</sup>	HFIOFS	SCS1	SCS0
bit 7							bit C
Levende							
Legend:							
R = Reada		Writable bit	•	emented bit, re	ead as '0'	q = depends o	
-n = Value	at POR $1^{\prime}$ =	Bit is set	'0' = Bit is c	cleared		x = Bit is unkno	own
bit 7		Enable bit inters Idle mode inters Sleep mode					
bit 6-4	IRCF<2:0>: I 111 = 16 MH 110 = 8 MHz 101 = 4 MHz 100 = 2 MHz 011 = 1 MHz 010 = 500 kH 001 = 250 kH 000 = 31 kHz	(3) Hz Hz	or Frequency	Select bits			
bit 3	1 = Device is	ator Start-up Ti s running from t s running from t	the clock define	ed by FOSC<2		NFIG1 register OSC)	
bit 2	1 = HFINTO	NTOSC Frequ SC frequency i SC frequency i	s stable				
bit 1-0	1x = Internal 01 = Second	System Clock S oscillator block ary (Timer1) os clock (determi	cillator	G1H[FOSC<3:	0>]).		
	Reset state deper Source selected b				see text.		

**3:** Default output frequency of HFINTOSC on Reset.

bit 7         Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'       q = depends on conditional condita conditional condita conditiconal condite con	U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R-x				
Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'       q = depends on content of the	_	—	—	—	—	PRI_SD	HFIOFL	LFIOFS				
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'       q = depends on content of the second of	bit 7							bit C				
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'       q = depends on content of the second of												
-n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 7-3       Unimplemented: Read as '0'       bit 2       PRI_SD: Primary Oscillator Drive Circuit shutdown bit         1 = Oscillator drive circuit on       0 = Oscillator drive circuit off (zero power)       0 = Oscillator drive circuit off (zero power)         bit 1       HFIOFL: HFINTOSC Frequency Locked bit       1 = HFINTOSC is in lock         0 = HFINTOSC has not yet locked       0 = HFINTOSC Frequency Stable bit         1 = LFINTOSC is stable       1 = LFINTOSC is stable	Legend:											
bit 7-3       Unimplemented: Read as '0'         bit 2       PRI_SD: Primary Oscillator Drive Circuit shutdown bit         1 = Oscillator drive circuit on       0 = Oscillator drive circuit off (zero power)         bit 1       HFIOFL: HFINTOSC Frequency Locked bit         1 = HFINTOSC is in lock       0 = HFINTOSC has not yet locked         bit 0       LFIOFS: LFINTOSC Frequency Stable bit         1 = LFINTOSC is stable       1 = LFINTOSC is stable	R = Readable	bit W = Y	Writable bit	U = Unimple	emented bit, re	ad as '0'	q = depends o	n condition				
bit 2       PRI_SD: Primary Oscillator Drive Circuit shutdown bit         1 = Oscillator drive circuit on       0 = Oscillator drive circuit off (zero power)         bit 1       HFIOFL: HFINTOSC Frequency Locked bit         1 = HFINTOSC is in lock       0 = HFINTOSC has not yet locked         bit 0       LFIOFS: LFINTOSC Frequency Stable bit         1 = LFINTOSC is stable	-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown											
bit 2       PRI_SD: Primary Oscillator Drive Circuit shutdown bit         1 = Oscillator drive circuit on       0 = Oscillator drive circuit off (zero power)         bit 1       HFIOFL: HFINTOSC Frequency Locked bit         1 = HFINTOSC is in lock       0 = HFINTOSC has not yet locked         bit 0       LFIOFS: LFINTOSC Frequency Stable bit         1 = LFINTOSC is stable												
1 = Oscillator drive circuit on         0 = Oscillator drive circuit off (zero power)         bit 1         HFIOFL: HFINTOSC Frequency Locked bit         1 = HFINTOSC is in lock         0 = HFINTOSC has not yet locked         bit 0       LFIOFS: LFINTOSC Frequency Stable bit         1 = LFINTOSC is stable	bit 7-3	Unimplemented: Read as '0'										
0 = Oscillator drive circuit off (zero power)         bit 1       HFIOFL: HFINTOSC Frequency Locked bit         1 = HFINTOSC is in lock       0 = HFINTOSC has not yet locked         bit 0       LFIOFS: LFINTOSC Frequency Stable bit         1 = LFINTOSC is stable	bit 2	PRI_SD: Prim	nary Oscillator	Drive Circuit sh	nutdown bit							
bit 1       HFIOFL: HFINTOSC Frequency Locked bit         1 =       HFINTOSC is in lock         0 =       HFINTOSC has not yet locked         bit 0       LFIOFS: LFINTOSC Frequency Stable bit         1 =       LFINTOSC is stable		1 = Oscillator	drive circuit or	ı								
1 = HFINTOSC is in lock         0 = HFINTOSC has not yet locked         bit 0       LFIOFS: LFINTOSC Frequency Stable bit         1 = LFINTOSC is stable		0 = Oscillator	drive circuit of	f (zero power)								
0 = HFINTOSC has not yet locked         bit 0       LFIOFS: LFINTOSC Frequency Stable bit         1 = LFINTOSC is stable	bit 1	HFIOFL: HFI	NTOSC Freque	ency Locked bi	it							
bit 0 LFIOFS: LFINTOSC Frequency Stable bit 1 = LFINTOSC is stable		1 = HFINTO	SC is in lock									
1 = LFINTOSC is stable		0 = HFINTO	SC has not ye	t locked								
	bit 0	LFIOFS: LFIN	NTOSC Freque	ency Stable bit								
0 = 1 EINTOSC is not stable												
		0 = LFINTOS	SC is not stable	е								

#### REGISTER 2-2: OSCCON2: OSCILLATOR CONTROL REGISTER 2

#### 2.7.1 OSCTUNE REGISTER

The HFINTOSC is factory calibrated, but can be adjusted in software by writing to the TUN<5:0> bits of the OSCTUNE register (Register 2-3).

The default value of the TUN<5:0> is '000000'. The value is a 6-bit two's complement number.

When the OSCTUNE register is modified, the HFINTOSC frequency will begin shifting to the new frequency. Code execution continues during this shift, while giving no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. The operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

The OSCTUNE register also implements the INTSRC and PLLEN bits, which control certain features of the internal oscillator block.

The INTSRC bit allows users to select which internal oscillator provides the clock source when the 31 kHz frequency option is selected. This is covered in greater detail in **Section 2.6.1 "LFINTOSC"**.

The PLLEN bit controls the operation of the frequency multiplier. For more details about the function of the PLLEN bit see Section 2.10 "4x Phase Lock Loop Frequency Multiplier"

#### REGISTER 2-3: OSCTUNE: OSCILLATOR TUNING REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INTSRC	PLLEN	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown
bit 6	0 = 31 kHz d PLLEN: Freq	evice clock der uency Multiplie bled (for HFINT	ived directly fr r PLL bit	16 MHz HFINTO rom LFINTOSC and 16 MHz only	internal oscilla	•	nabled)
bit 5-0	011111 = Ma 011110 = 0000001 = 000000 = Os 111111 =	requency Tunir aximum frequer scillator module nimum frequen	is running at t	the factory calib	prated frequenc	sy.	

#### 2.8 Oscillator Start-up Timer

The Primary External Oscillator, when configured for LP, XT or HS modes, incorporates an Oscillator Startup Timer (OST). The OST ensures that the oscillator starts and provides a stable clock to the oscillator module. The OST times out when 1024 oscillations on OSC1 have occurred. During the OST period, with the system clock set to the Primary External Oscillator, the program counter does not increment suspending program execution. The OST period will occur following:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Wake-up from Sleep
- · Oscillator being enabled
- Expiration of Power-up Timer (PWRT)

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Start-up mode can be selected. See **Section 2.11 "Two-Speed Start-up Mode**" for more information.

#### 2.9 Clock Switching

The device contains circuitry to prevent clock "glitches" due to a change of the system clock source. To accomplish this, a short pause in the system clock occurs during the clock switch. If the new clock source is not stable (e.g., OST is active), the device will continue to execute from the old clock source until the new clock source becomes stable. The timing of a clock switch is as follows:

- 1. SCS<1:0> bits of the OSCCON register are modified.
- 2. The system clock will continue to operate from the old clock until the new clock is ready.
- Clock switch circuitry waits for two consecutive rising edges of the old clock after the new clock is ready.
- 4. The system clock is held low, starting at the next falling edge of the old clock.
- 5. Clock switch circuitry waits for an additional two rising edges of the new clock.
- 6. On the next falling edge of the new clock, the low hold on the system clock is release and the new clock is switched in as the system clock.
- 7. Clock switch is complete.

Refer to Figure 2-5 for more details.

High Speed → Low Speed	
Old Clock	Clock Sync Running
New Clock	
New Clk Ready	
IRCF <2:0> Select Old X Select New	
System Clock	
Low Speed High Speed	
Old ClockStart-up Time <sup>(1)</sup>	Clock Sync Running
New Clock	
New Clk Ready	
IRCF <2:0> Select Old Select New	
System Clock	
Note 1: Start-up time includes Tost (1024 Tosc) for	external clocks, plus TPLL (approx. 2 ms) for HSPLL mode.

#### FIGURE 2-5: CLOCK SWITCH TIMING

Switch From	Switch To	Oscillator Delay
Sleep/POR	LFINTOSC HFINTOSC	Oscillator Warm-up Delay (Twarm)
Sleep/POR	LP, XT, HS	1024 clock cycles
Sleep/POR	EC, RC	8 Clock Cycles

#### TABLE 2-2: EXAMPLES OF DELAYS DUE TO CLOCK SWITCHING

#### 2.10 4x Phase Lock Loop Frequency Multiplier

A Phase Locked Loop (PLL) circuit is provided as an option for users who wish to use a lower-frequency external oscillator or to operate at 32 MHz or 64 MHz with the HFINTOSC. The PLL is designed for an input frequency from 4 MHz to 16 MHz. The PLL multiplies its input frequency by a factor of four when the PLL is enabled. This may be useful for customers who are concerned with EMI, due to high-frequency crystals.

Two bits control the PLL: the PLL\_EN bit of the CONFIG1H Configuration register and the PLLEN bit of the OSCTUNE register. The PLL is enabled when the PLL\_EN bit is set and it is under software control when the PLL\_EN bit is cleared. Refer to Table 2-3 and Table 2-4 for more information.

PLL_EN	PLLEN	PLL Status
1	х	PLL enabled
0	1	PLL enabled
0	0	PLL disabled

#### TABLE 2-4: PLL CONFIG1H/SOFTWARE ENABLE CLOCK SOURCE RESTRICTIONS

Mode	PLL CONFIG1H Enable (PLL_EN)	PLL Software Enable (PLLEN)
LP	Yes	No
XT	Yes	No
HS	Yes	No
EC	Yes	No
EXTRC	Yes	No
LF INTOSC	No	No
HF INTOSC	8/16 MHz	8/16 MHz

#### 2.11 Two-Speed Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external Oscillator Start-up Timer (OST) and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the OST period, which can reduce the overall power consumption of the device.

Two-Speed Start-up mode is enabled by setting the IESO bit of the CONFIG1H Configuration register. With Two-Speed Start-up enabled, the device will execute instructions using the internal oscillator during the Primary External Oscillator OST period.

When the system clock is set to the Primary External Oscillator and the oscillator is configured for LP, XT or HS modes, the device will not execute code during the OST period. The OST will suspend program execution until 1024 oscillations are counted. Two-Speed Startup mode minimizes the delay in code execution by operating from the internal oscillator while the OST is active. The system clock will switch back to the Primary External Oscillator after the OST period has expired.

Two-speed Start-up will become active after:


- Power-on Reset (POR)
- Power-up Timer (PWRT), if enabled
- · Wake-up from Sleep

The OSTS bit of the OSCCON register reports which oscillator the device is currently using for operation. The device is running from the oscillator defined by the FOSC bits of the CONFIG1H Configuration register when the OSTS bit is set. The device is running from the internal oscillator when the OSTS bit is clear.

#### 2.12 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM can detect oscillator failure any time after the Oscillator Start-up Timer (OST) has expired. The FSCM is enabled by setting the FCMEN bit in the CONFIG1H Configuration register. The FSCM is applicable to all external oscillator modes (LP, XT, HS, EC and RC).

FIGURE 2-6: FSCM BLOCK DIAGRAM



#### 2.12.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 2-6. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the primary clock goes low.

#### 2.12.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to an internal clock source and sets the bit flag OSCFIF of the PIR2 register. The OSCFIF flag will generate an interrupt if the OSCFIE bit of the PIE2 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation. An automatic transition back to the failed clock source will not occur.

The internal clock source chosen by the FSCM is determined by the IRCF<2:0> bits of the OSCCON register. This allows the internal oscillator to be configured before a failure occurs.

#### 2.12.3 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared by either one of the following:

Any Reset

• By toggling the SCS1 bit of the OSCCON register

Both of these conditions restart the OST. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON. When the OST times out, the Fail-Safe condition is cleared and the device automatically switches over to the external clock source. The Fail-Safe condition need not be cleared before the OSCFIF flag is cleared.

#### 2.12.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC or RC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed. When the FSCM is enabled, the Two-Speed Start-up is also enabled. Therefore, the device will always be executing code while the OST is operating.

OSTS bit of the OSCCON register to verify the oscillator start-up and that the system clock switchover has successfully completed.
---

# PIC18F1XK22/LF1XK22

#### FIGURE 2-7: FSCM TIMING DIAGRAM




TABLE 2-5:	SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES
IADLL 2-J.	JUNIMART OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CONFIG1H	IESO	FCMEN	PCLKEN	PLL_EN	FOSC3	FOSC2	FOSC1	FOSC0	263
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	257
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	HFIOFS	SCS1	SCS0	258
OSCCON2	_	_		_	-	PRI_SD	HFIOFL	LFIOFS	258
OSCTUNE	INTSRC	PLLEN	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	260
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCLIP		TMR3IP	_	260
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCLIE	—	TMR3IE	—	260
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCLIF	_	TMR3IF	_	260
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	258

**Legend:** x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by oscillators.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

#### 3.0 MEMORY ORGANIZATION

There are three types of memory in PIC18 Enhanced microcontroller devices:

- Program Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Flash program memory is provided in **Section 4.0 "Flash Program Memory"**. Data EEPROM is discussed separately in **Section 5.0 "Data EEPROM Memory"**.

#### 3.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte Program Memory (PC) space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

This family of devices contain the following:

- PIC18F13K22/LF13K22: 8 Kbytes of Flash Memory, up to 4,096 single-word instructions
- PIC18F14K22/LF14K22: 16 Kbytes of Flash Memory, up to 8,192 single-word instructions

PIC18 devices have two interrupt vectors and one Reset vector. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory map for PIC18F1XK22/ LF1XK22 devices is shown in Figure 3-1. Memory block details are shown in Figure 22-2.

#### FIGURE 3-1: PROGRAM MEMORY MAP AND STACK FOR PIC18F1XK22/LF1XK22 DEVICES

	PC<	:20:0>		
CALL,RCALL,RET RETFIE,RETLW	TURN	1	21	
REIFIE, REILW	Stack	Level 1	/	٦
		•		
	Stack L	_evel 31		
	Reset	Vector		0000h
	High Priority I	nterrupt Vector		0008h
	Low Priority Ir	nterrupt Vector		0018h
On-Chip Program Memory 1FFFh 2000h PIC18F13K22/ LF13K22	On-Chip Program Memory 3FFFh 4000h PIC18F14K22/ LF14K22			User Memory Space
Read '0'	Read '0'			1FFFFFh
				1FFFFFh 200000h

#### 3.1.1 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCH register. Updates to the PCU register are performed through the PCLATH register or writable. Updates to the PCU register are performed through the PCU register.

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 3.1.4.1 "Computed GOTO"**).

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit (LSb) of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

#### 3.1.2 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack (TOS) Special File Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack; the Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack; the contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.


The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full or has overflowed or has underflowed.

#### 3.1.2.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 3-2). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.

#### FIGURE 3-2: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



#### 3.1.2.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 3-1) contains the Stack Pointer value, the STKFUL (Stack Full) bit and the STKUNF (Stack Underflow) bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKOVF bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to **Section 22.1 "Configuration Bits"** for a description of the device Configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKOVF bit and reset the device. The STKOVF bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKOVF bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

Note:	Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is
	not the same as a Reset, as the contents of the SFRs are not affected.

#### 3.1.2.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

#### REGISTER 3-1: STKPTR: STACK POINTER REGISTER

R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
STKOVF <sup>(1)</sup>	STKUNF <sup>(1)</sup>	— SP4 SP3 SP2				SP1	SP0
bit 7					bit 0		
Legend:							
R = Readable bit W = Writable bit		U = Unimplemented		C = Clearable only bit			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown		

bit 7	STKOVF: Stack Overflow Flag bit <sup>(1)</sup>
	1 = Stack became full or overflowed
	0 = Stack has not become full or overflowed
bit 6	STKUNF: Stack Underflow Flag bit <sup>(1)</sup>
	1 = Stack underflow occurred
	0 = Stack underflow did not occur
bit 5	Unimplemented: Read as '0'
bit 4-0	SP<4:0>: Stack Pointer Location bits

**Note 1:** Bit 7 and bit 6 are cleared by user software or by a POR.

© 2010 Microchip Technology Inc.

## 3.1.2.4 Stack Overflow and Underflow Resets

Device Resets on Stack Overflow and Stack Underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a full or underflow will set the appropriate STKOVF or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKOVF or STKUNF bit but not cause a device Reset. The STKOVF or STKUNF bits are cleared by the user software or a Power-on Reset.

#### 3.1.3 FAST REGISTER STACK

A fast register stack is provided for the STATUS, WREG and BSR registers, to provide a "fast return" option for interrupts. The stack for each register is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high priority interrupts are enabled, the stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten. In these cases, users must save the key registers by software during a low priority interrupt.

If interrupt priority is not used, all interrupts may use the fast register stack for returns from interrupt. If no interrupts are used, the fast register stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the fast register stack. A RETURN, FAST instruction is then executed to restore these registers from the fast register stack.

Example 3-1 shows a source code example that uses the fast register stack during a subroutine call and return.

#### EXAMPLE 3-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1,	FAST	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
SUB1 • RETURN,	FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

## 3.1.4 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

#### 3.1.4.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 3-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

#### EXAMPLE 3-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVF	OFFSET,	W
	CALL	TABLE	
ORG	nn00h		
TABLE	ADDWF	PCL	
	RETLW	nnh	
	RETLW	nnh	
	RETLW	nnh	
	•		
	•		
	•		

#### 3.1.4.2 Table Reads and Table Writes

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to or from program memory one byte at a time.

Table read and table write operations are discussed further in Section 4.1 "Table Reads and Table Writes".

#### 3.2 PIC18 Instruction Cycle

#### 3.2.1 CLOCKING SCHEME


The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the instruction register during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 3-3.

#### 3.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles: Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 3-3).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



#### EXAMPLE 3-3: INSTRUCTION PIPELINE FLOW

	Тсү0	TCY1	Tcy2	Tcy3	TcY4	TcY5
1. MOVLW 55h	Fetch 1	Execute 1		•		
2. MOVWF PORTB		Fetch 2	Execute 2		_	
3. BRA SUB_1			Fetch 3	Execute 3		
4. BSF PORTA, BIT3 (1	Forced NOP)			Fetch 4	Flush (NOP)	
5. Instruction @ addres	ss SUB_1				Fetch SUB_1	Execute SUB_1

All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

## 3.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as either two bytes or four bytes in program memory. The Least Significant Byte (LSB) of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSb will always read '0' (see Section 3.1.1 "Program Counter").

Figure 3-4 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 3-4 shows how the instruction GOTO 0006h is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. Section 23.0 "Instruction Set Summary" provides further details of the instruction set.

			<b>LSB =</b> 1	LSB = 0	Word Address $\downarrow$
Program Memory					000000h
	Byte Locations $\rightarrow$				000002h
					000004h
					000006h
Instruction 1:	MOVLW	055h	0Fh	55h	000008h
Instruction 2:	GOTO	0006h	EFh	03h	00000Ah
			F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 456h	C1h	23h	00000Eh
			F4h	56h	000010h
					000012h
					000014h

#### FIGURE 3-4: INSTRUCTIONS IN PROGRAM MEMORY

#### 3.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instruction always has '1111' as its four Most Significant bits (MSb); the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence – immediately after the first word – the data in the second word is accessed

and used by the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 3-4 shows how this works.

Note: See Section 3.6 "PIC18 Instruction Execution and the Extended Instruction Set" for information on two-word instructions in the extended instruction set.

CASE 1:					
Object Code	Source Code				
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?			
1100 0001 0010 0011	MOVFF REG1, REG2	; No, skip this word			
1111 0100 0101 0110		; Execute this word as a NOP			
0010 0100 0000 0000	ADDWF REG3	; continue code			
CASE 2:					
Object Code	Source Code				
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?			
1100 0001 0010 0011	MOVFF REG1, REG2	; Yes, execute this word			
1111 0100 0101 0110		; 2nd word of instruction			
0010 0100 0000 0000	ADDWF REG3	; continue code			

#### 3.3 Data Memory Organization

Note: The operation of some aspects of data memory are changed when the PIC18 extended instruction set is enabled. See Section 3.5 "Data Memory and the Extended Instruction Set" for more information.

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each. Figure 3-5 and Figure 3-6 show the data memory organization for the PIC18F1XK22/LF1XK22 devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this subsection.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to SFRs and the lower portion of GPR Bank 0 without using the Bank Select Register (BSR). **Section 3.3.2 "Access Bank"** provides a detailed description of the Access RAM.

#### 3.3.1 BANK SELECT REGISTER (BSR)

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit Bank Pointer.

Most instructions in the PIC18 instruction set make use of the Bank Pointer, known as the Bank Select Register (BSR). This SFR holds the 4 Most Significant bits of a location's address; the instruction itself includes the 8 Least Significant bits. Only the four lower bits of the BSR are implemented (BSR<3:0>). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.


The value of the BSR indicates the bank in data memory; the 8 bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figure 3-5 and Figure 3-6.


Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h while the BSR is 0Fh will end up resetting the program counter.

While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory maps in Figure 3-5 and Figure 3-6 indicate which banks are implemented.


In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.

## PIC18F1XK22/LF1XK22









#### 3.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. This upper half is also where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 3-5 and Figure 3-6).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0', however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle, without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 3.5.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

#### 3.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM, which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

### 3.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy the top portion of Bank 15 (F60h to FFFh). A list of these registers is given in Table 3-1 and Table 3-2.

The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The Reset and Interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of a peripheral feature are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

#### TABLE 3-1: SPECIAL FUNCTION REGISTER MAP FOR PIC18F1XK22/LF1XK22 DEVICES

Address	Name	Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FD7h	TMR0H	FAFh	SPBRG	F87h	(2)	F5Fh	(2)
FFEh	TOSH	FD6h	TMR0L	FAEh	RCREG	F86h	(2)	F5Eh	(2)
FFDh	TOSL	FD5h	TOCON	FADh	TXREG	F85h	(2)	F5Dh	(2)
FFCh	STKPTR	FD4h	(2)	FACh	TXSTA	F84h	(2)	F5Ch	(2)
FFBh	PCLATU	FD3h	OSCCON	FABh	RCSTA	F83h	(2)	F5Bh	(2)
FFAh	PCLATH	FD2h	OSCCON2	FAAh	(2)	F82h	PORTC	F5Ah	(2)
FF9h	PCL	FD1h	WDTCON	FA9h	EEADR	F81h	PORTB	F59h	(2)
FF8h	TBLPTRU	FD0h	RCON	FA8h	EEDATA	F80h	PORTA	F58h	(2)
FF7h	TBLPTRH	FCFh	TMR1H	FA7h	EECON2 <sup>(1)</sup>	F7Fh	ANSELH	F57h	(2)
FF6h	TBLPTRL	FCEh	TMR1L	FA6h	EECON1	F7Eh	ANSEL	F56h	(2)
FF5h	TABLAT	FCDh	T1CON	FA5h	(2)	F7Dh	(2)	F55h	(2)
FF4h	PRODH	FCCh	TMR2	FA4h	(2)	F7Ch	(2)	F54h	(2)
FF3h	PRODL	FCBh	PR2	FA3h	(2)	F7Bh	(2)	F53h	(2)
FF2h	INTCON	FCAh	T2CON	FA2h	IPR2	F7Ah	IOCB		
FF1h	INTCON2	FC9h	SSPBUF	FA1h	PIR2	F79h	IOCA		
FF0h	INTCON3	FC8h	SSPADD	FA0h	PIE2	F78h	WPUB		
FEFh	INDF0 <sup>(1)</sup>	FC7h	SSPSTAT	F9Fh	IPR1	F77h	WPUA		
FEEh	POSTINC0 <sup>(1)</sup>	FC6h	SSPCON1	F9Eh	PIR1	F76h	SLRCON		
FEDh	POSTDEC0 <sup>(1)</sup>	FC5h	SSPCON2	F9Dh	PIE1	F75h	(2)		
FECh	PREINC0 <sup>(1)</sup>	FC4h	ADRESH	F9Ch	(2)	F74h	(2)		
FEBh	PLUSW0 <sup>(1)</sup>	FC3h	ADRESL	F9Bh	OSCTUNE	F73h	(2)		
FEAh	FSR0H	FC2h	ADCON0	F9Ah	(2)	F72h	(2)		
FE9h	FSR0L	FC1h	ADCON1	F99h	(2)	F71h	(2)		
FE8h	WREG	FC0h	ADCON2	F98h	(2)	F70h	(2)		
FE7h	INDF1 <sup>(1)</sup>	FBFh	CCPR1H	F97h	(2)	F6Fh	SSPMASK		
FE6h	POSTINC1 <sup>(1)</sup>	FBEh	CCPR1L	F96h	(2)	F6Eh	(2)		
FE5h	POSTDEC1 <sup>(1)</sup>	FBDh	CCP1CON	F95h	(2)	F6Dh	CM1CON0		
FE4h	PREINC1 <sup>(1)</sup>	FBCh	VREFCON2	F94h	TRISC	F6Ch	CM2CON1		
FE3h	PLUSW1 <sup>(1)</sup>	FBBh	VREFCON1	F93h	TRISB	F6Bh	CM2CON0		
FE2h	FSR1H	FBAh	VREFCON0	F92h	TRISA	F6Ah	(2)		
FE1h	FSR1L	FB9h	PSTRCON	F91h	(2)	F69h	SRCON1		
FE0h	BSR	FB8h	BAUDCON	F90h	(2)	F68h	SRCON0		
FDFh	INDF2 <sup>(1)</sup>	FB7h	PWM1CON	F8Fh	(2)	F67h	(2)		
FDEh	POSTINC2 <sup>(1)</sup>	FB6h	ECCP1AS	F8Eh	(2)	F66h	(2)		
FDDh	POSTDEC2 <sup>(1)</sup>	FB5h	(2)	F8Dh	(2)	F65h	(2)		
FDCh	PREINC2 <sup>(1)</sup>	FB4h	(2)	F8Ch	(2)	F64h	_(2)		
FDBh	PLUSW2 <sup>(1)</sup>	FB3h	TMR3H	F8Bh	LATC	F63h	(2)		
FDAh	FSR2H	FB2h	TMR3L	F8Ah	LATB	F62h	(2)		
FD9h	FSR2L	FB1h	T3CON	F89h	LATA	F61h	(2)		
FD8h	STATUS	FB0h	SPBRGH	F88h	(2)	F60h	(2)		

Legend: Unimplemented data memory locations, read as '0',

Note 1: This is not a physical register.

2: Unimplemented registers are read as '0'.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TOSU	_	_	_	Top-of-Stack	Upper Byte (TO	S<20:16>)			0 0000	257, 28
TOSH	Top-of-Stack,	High Byte (TC	) )S<15:8>)			,			0000 0000	257, 28
TOSL	Top-of-Stack,	Low Byte (TO	S<7:0>)						0000 0000	257, 28
STKPTR	STKOVF	STKUNF	_	SP4	SP3	SP2	SP1	SP0	00-0 0000	257, 29
PCLATU	_	_	_	Holding Regi	ster for PC<20:1	6>			0 0000	257, 28
PCLATH	Holdina Reai	ster for PC<15	:8>	0 0					0000 0000	257, 28
PCL	PC, Low Byte								0000 0000	257, 28
TBLPTRU	_	_	_	Program Mer	mory Table Point	er Upper Byte	(TBLPTR<20:1	16>)	0 0000	257, 52
TBLPTRH	Program Mer	nory Table Poi	nter, High Byt	e (TBLPTR<1)	5:8>)	,	· ·	,	0000 0000	257, 52
TBLPTRL	Program Mer	nory Table Poi	nter, Low Byte	e (TBLPTR<7:	0>)				0000 0000	257, 52
TABLAT		nory Table Lat			- /				0000 0000	257, 52
PRODH		ster, High Byte							XXXX XXXX	257, 63
PRODL		ster, Low Byte							XXXX XXXX	257, 63
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RABIE	TMR0IF	INTOIF	RABIF	0000 000x	257, 67
INTCON2	RABPU	INTEDG0	INTEDG1	INTEDG2		TMR0IP	_	RABIP	1111 -1-1	257, 68
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	11-0 0-00	257, 69
INDF0	Uses content	s of FSR0 to a	ddress data n	nemorv – valu	e of FSR0 not cl	nanged (not a r	hvsical registe		N/A	257, 44
POSTINC0					e of FSR0 post-i		, ,	,	N/A	257, 44
POSTDEC0					e of FSR0 post-	,			N/A	257, 44
PREINC0					e of FSR0 pre-ir			<b>v</b> ,	N/A	257, 44
PLUSW0		s of FSR0 to a		,	e of FSR0 pre-in	`	1,2, 1,2	, ,	N/A	257, 44
FSR0H	_	_	_		Indirect Data M	emory Addres	s Pointer 0, Hig	h Byte	0000	257, 44
FSR0L	Indirect Data	Memory Addre	ess Pointer 0,	Low Byte		-	-	-	XXXX XXXX	257, 44
WREG	Working Reg	ister							XXXX XXXX	257
INDF1	Uses content	s of FSR1 to a	ddress data n	nemory – valu	e of FSR1 not cl	nanged (not a p	physical registe	r)	N/A	257, 44
POSTINC1	Uses content	s of FSR1 to a	ddress data n	nemory – valu	e of FSR1 post-i	ncremented (n	ot a physical re	egister)	N/A	257, 44
POSTDEC1	Uses content	s of FSR1 to a	ddress data n	nemory – valu	e of FSR1 post-	decremented (I	not a physical r	egister)	N/A	257, 44
PREINC1	Uses content	s of FSR1 to a	ddress data n	nemory – valu	e of FSR1 pre-ir	cremented (no	t a physical rec	gister)	N/A	257, 44
PLUSW1	Uses content of FSR1 offse		ddress data n	nemory – valu	e of FSR1 pre-in	cremented (no	t a physical reg	gister) – value	N/A	257, 44
FSR1H	_	_	_	_	Indirect Data M	emory Addres	s Pointer 1, Hig	h Byte	0000	258, 44
FSR1L	Indirect Data	Memory Addre	ess Pointer 1,	Low Byte	•				XXXX XXXX	258, 44
BSR	_	—	—	—	Bank Select Re	egister			0000	258, 33
INDF2	Uses content	s of FSR2 to a	ddress data n	nemory – valu	e of FSR2 not cl	nanged (not a p	physical registe	r)	N/A	258, 44
POSTINC2	Uses content	s of FSR2 to a	ddress data n	nemory – valu	e of FSR2 post-i	ncremented (n	ot a physical re	egister)	N/A	258, 44
POSTDEC2	Uses content	s of FSR2 to a	ddress data n	nemory – valu	e of FSR2 post-	decremented (I	not a physical r	egister)	N/A	258, 44
PREINC2	Uses content	s of FSR2 to a	ddress data n	nemory – valu	e of FSR2 pre-ir	cremented (no	t a physical reg	gister)	N/A	258, 44
PLUSW2	Uses content of FSR2 offse		ddress data n	nemory – valu	e of FSR2 pre-in	cremented (no	t a physical reg	gister) – value	N/A	258, 44
FSR2H	_	_	—		Indirect Data M	emory Addres	s Pointer 2, Hig	h Byte	0000	258, 44
FSR2L	Indirect Data	Memory Addre	ess Pointer 2,	Low Byte	•		_		XXXX XXXX	258, 44
	1	-		N	OV	Z	DC	С	x xxxx	258, 42

#### TABLE 3-2: REGISTER FILE SUMMARY (PIC18F1XK22/LF1XK22)

 $\label{eq:logend:loge$ 

Note 1: The SBOREN bit is only available when the BOREN<1:0> Configuration bits = 01; otherwise it is disabled and reads as '0'. See Section 21.4 "Brown-out Reset (BOR)".

2: The RA3 bit is only available when Master Clear Reset is disabled (MCLRE Configuration bit = 0). Otherwise, RA3 reads as '0'. This bit is read-only.

# PIC18F1XK22/LF1XK22

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TMR0H	Timer0 Regis	ster, High Byte							0000 0000	258, 98
TMR0L	Timer0 Regis	Timer0 Register, Low Byte x								258, 98
TOCON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	258, 97
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	HFIOFS	SCS1	SCS0	0011 qq00	258, 20
OSCCON2	_	_	_	_	_	PRI_SD	HFIOFL	LFIOFS	10x	258, 21
WDTCON	_	_	_	_	_	—	_	SWDTEN	0	258, 272
RCON	IPEN	SBOREN <sup>(1)</sup>	_	RI	TO	PD	POR	BOR	0q-1 11q0	249, 256, 67
TMR1H	Timer1 Regis	ster, High Byte							XXXX XXXX	258, 101
TMR1L	Timer1 Regis	ster, Low Bytes	;						xxxx xxxx	258, 101
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	258, 101
TMR2	Timer2 Regis	ster							0000 0000	258, 107
PR2	Timer2 Perio	d Register							1111 1111	258, 107
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	258, 107
SSPBUF	SSP Receive	Buffer/Transn	nit Register	L			I		XXXX XXXX	258, 136, 138
SSPADD	SSP Address	s Register in I <sup>2</sup>	C™ Slave Mo	de. SSP Baud	Rate Reload Re	egister in I <sup>2</sup> C N	laster Mode.		0000 0000	258, 155
SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	258, 136, 145
SSPCON1	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	258, 136, 146
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	258, 147
ADRESH	A/D Result R	egister, High B	Byte						XXXX XXXX	259, 207
ADRESL	A/D Result R	egister, Low B	yte						XXXX XXXX	259, 207
ADCON0	—	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	259, 213
ADCON1	—	—	—	—	PVCFG1	PVCFG0	NVCFG1	NVCFG0	0000	259, 214
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	259, 215
CCPR1H	Capture/Com	pare/PWM Re	gister 1, High	Byte			•	•	XXXX XXXX	259, 133
CCPR1L	Capture/Com	pare/PWM Re	gister 1, Low	Byte					XXXX XXXX	259, 133
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	259, 113
VREFCON2	_	_	_	DAC1R4	DAC1R3	DAC1R2	DAC1R1	DAC1R0	0 0000	259, 246
VREFCON1	D1EN	D1LPS	DAC10E		D1PSS1	D1PSS0	_	D1NSS	000- 00-0	259, 246
VREFCON0	FVR1EN	FVR1ST	FVR1S1	FVR1S0	_	_	_	_	0001	259, 245
PSTRCON	_	_	_	STRSYNC	STRD	STRC	STRB	STRA	0 0001	259, 130
BAUDCON	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	-	WUE	ABDEN	0100 0-00	259, 190
PWM1CON	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	0000 0000	259, 129
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	0000 0000	259, 125
TMR3H	Timer3 Regis	ster, High Byte							XXXX XXXX	259, 109
TMR3L	Timer3 Regis	ster, Low Byte							XXXX XXXX	259, 109
T3CON	RD16	_	T3CKPS1	T3CKPS0	T3CCP1	<b>T3SYNC</b>	TMR3CS	TMR3ON	0-00 0000	259, 109

### TABLE 3-2: REGISTER FILE SUMMARY (PIC18F1XK22/LF1XK22) (CONTINUED)

**Legend:** x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: The SBOREN bit is only available when the BOREN<1:0> Configuration bits = 01; otherwise it is disabled and reads as '0'. See Section 21.4 "Brown-out Reset (BOR)".

2: The RA3 bit is only available when Master Clear Reset is disabled (MCLRE Configuration bit = 0). Otherwise, RA3 reads as '0'. This bit is read-only.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
SPBRGH	EUSART Bau	ud Rate Gener	ator Register,	High Byte	•	·	·	•	0000 0000	259, 191
SPBRG	EUSART Baud Rate Generator Register, Low Byte							0000 0000	259, 191	
RCREG	EUSART Red	ceive Register							0000 0000	259, 189
TXREG	EUSART Tra	nsmit Register	-	-	-	-		_	0000 0000	259, 188
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	259, 188
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	· ·
EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000 0000	259, 49, 59
EEDATA	EEPROM Da	ta Register							0000 0000	259, 49, 59
EECON2	EEPROM Co	ontrol Register	2 (not a physi	cal register)					0000 0000	259, 49, 59
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	xx-0 x000	259, 49, 59
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCLIP	—	TMR3IP	_	1111 111-	260, 75
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCLIF	_	TMR3IF	—	0000 000-	260, 71
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCLIE	—	TMR3IE	-	0000 000-	260, 73
IPR1	—	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	-111 1111	260, 74
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	260, 70
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	260, 72
OSCTUNE	INTSRC	PLLEN	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	0000 0000	22, 260
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	260, 90
TRISB	TRISB7	TRISB6	TRISB5	TRISB4		_		_	1111	260, 86
TRISA	_	_	TRISA5	TRISA4	_	TRISA2	TRISA1	TRISA0	11 -111	260, 81
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	XXXX XXXX	260, 91
LATB	LATB7	LATB6	LATB5	LATB4	—	—	—	-	xxxx	260, 87
LATA	—	_	LATA5	LATA4	—	LATA2	LATA1	LATA0	xx -xxx	260, 82
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX XXXX	260, 90
PORTB	RB7	RB6	RB5	RB4	—	—	—	_	xxxx	260, 86
PORTA	—	_	RA5	RA4	RA3 <sup>(2)</sup>	RA2	RA1	RA0	xx xxxx	260, 81
ANSELH	_	_	_	_	ANS11	ANS10	ANS9	ANS8	1111	260, 95
ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	260, 94
IOCB	IOCB7	IOCB6	IOCB5	IOCB4	_	_	_	—	0000	260, 87
IOCA	—	—	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	260, 82
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	—	—	—	—	1111	260, 87
WPUA	—	—	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	11 1111	257, 82
SLRCON	-	—	_	_	—	SLRC	SLRB	SLRA	111	260, 96
SSPMSK	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	1111 1111	260, 154
CM1CON0	C1ON	C1OUT	C10E	C1POL	C1SP	C1R	C1CH1	C1CH0	0000 1000	260, 227
CM2CON1	MC10UT	MC2OUT	C1RSEL	C2RSEL	C1HYS	C2HYS	C1SYNC	C2SYNC	0000 0000	260, 228
CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH1	C2CH0	0000 1000	260, 228
SRCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	0000 0000	260, 241
SRCON0	SRLEN	SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR	0000 0000	260, 240

#### TABLE 3-2: REGISTER FILE SUMMARY (PIC18F1XK22/LF1XK22) (CONTINUED)

 $\label{eq:logend: second sec$ 

Note 1: The SBOREN bit is only available when the BOREN<1:0> Configuration bits = 01; otherwise it is disabled and reads as '0'. See Section 21.4 "Brown-out Reset (BOR)".

2: The RA3 bit is only available when Master Clear Reset is disabled (MCLRE Configuration bit = 0). Otherwise, RA3 reads as '0'. This bit is read-only.

### 3.3.5 STATUS REGISTER

The STATUS register, shown in Register 3-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the STATUS register is updated according to the instruction performed. Therefore, the result of an instruction with the STATUS register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining Status bits unchanged ('000u u1uu'). It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions that do not affect Status bits, see the instruction set summaries in Table 23-2 and Table 23-3.

Note: The C and DC bits operate as the borrow and digit borrow bits, respectively, in subtraction.

# REGISTER 3-2: STATUS: STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
		_	Ν	OV	Z	DC <sup>(1)</sup>	C <sup>(1)</sup>	
bit 7					L		bit 0	
Legend:								
R = Readal	ble bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 7-5	Unimplemer	nted: Read as	'0'					
bit 4	N: Negative I							
	This bit is use (ALU MSB =		rithmetic (two'	s complement).	It indicates who	ether the result	was negative	
	1 = Result wa	,						
	0 = Result wa	•						
bit 3	OV: Overflow	/ bit						
					. It indicates an	overflow of the	7-bit magni-	
		•		e result) to char	•			
	1 = Overflow 0 = No overfl		igned arithme	tic (in this arithn	netic operation)			
bit 2	<b>Z</b> : Zero bit							
		It of an arithme	tic or logic op	eration is zero				
				eration is not ze	ero			
bit 1					VF instructions)	1)		
				of the result oc	curred			
L:1 0		out from the 4			······································			
bit 0	<b>C:</b> Carry/Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) <sup>(1)</sup> 1 = A carry-out from the Most Significant bit of the result occurred							
				t bit of the result				
			U U					
<b>Note 1:</b> For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the								
second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order								

bit of the source register.

#### 3.4 Data Addressing Modes

Note: The execution of some instructions in the core PIC18 instruction set are changed when the PIC18 extended instruction set is enabled. See Section 3.5 "Data Memory and the Extended Instruction Set" for more information.

While the program memory can be addressed in only one way – through the program counter – information in the data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST Configuration bit = 1). Its operation is discussed in greater detail in **Section 3.5.1 "Indexed Addressing with Literal Offset**".

# 3.4.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all; they either perform an operation that globally affects the device or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples include SLEEP, RESET and DAW.

Other instructions work in a similar way but require an additional explicit argument in the opcode. This is known as Literal Addressing mode because they require some literal value as an argument. Examples include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

#### 3.4.2 DIRECT ADDRESSING

Direct addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byteoriented instructions use some version of direct addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (Section 3.3.3 "General Purpose Register File") or a location in the Access Bank (Section 3.3.2 "Access Bank") as the data source for the instruction. The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 3.3.1 "Bank Select Register (BSR)") are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction; their destination is either the target register being operated on or the W register.

#### 3.4.3 INDIRECT ADDRESSING

Indirect addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations which are to be read or written. Since the FSRs are themselves located in RAM as Special File Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory.

The registers for indirect addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code, using loops, such as the example of clearing an entire RAM bank in Example 3-5.

#### EXAMPLE 3-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

	LFSR	FSR0, 100h	;
NEXT	CLRF	POSTINCO	; Clear INDF
			; register then
			; inc pointer
	BTFSS	FSROH, 1	; All done with
			; Bank1?
	BRA	NEXT	; NO, clear next
CONTINU	JE		; YES, continue
CONTINU		NEXT	

#### 3.4.3.1 FSR Registers and the INDF Operand

At the core of indirect addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. Each FSR pair holds a 12-bit value, therefore the four upper bits of the FSRnH register are not used. The 12-bit FSR value can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers: they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.


Because indirect addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.

#### 3.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers which cannot be directly read or written. Accessing these registers actually accesses the location to which the associated FSR register pair points, and also performs a specific action on the FSR value. They are:

- POSTDEC: accesses the location to which the FSR points, then automatically decrements the FSR by 1 afterwards
- POSTINC: accesses the location to which the FSR points, then automatically increments the FSR by 1 afterwards
- PREINC: automatically increments the FSR by 1, then uses the location to which the FSR points in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the location to which the result points in the operation.

In this context, accessing an INDF register uses the value in the associated FSR register without changing it. Similarly, accessing a PLUSW register gives the FSR value an offset by that in the W register; however, neither W nor the FSR is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR register.



# FIGURE 3-8: INDIRECT ADDRESSING

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).

The PLUSW register can be used to implement a form of indexed addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

#### 3.4.3.3 Operations by FSRs on FSRs

Indirect addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contains FE7h, the address of INDF1. Attempts to read the value of the INDF1 using INDF0 as an operand will return 00h. Attempts to write to INDF1 using INDF0 as the operand will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to either the INDF2 or POSTDEC2 register will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses indirect addressing.

Similarly, operations by indirect addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

# 3.5 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different; this is due to the introduction of a new addressing mode for the data memory space.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect addressing with FSR0 and FSR1 also remain unchanged.

# 3.5.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of indirect addressing using the FSR2 register pair within Access RAM. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of indexed addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0) and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in direct addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer, specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

#### 3.5.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use direct addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit is '1'), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled is shown in Figure 3-9.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 23.2.1** "Extended Instruction Syntax".

# PIC18F1XK22/LF1XK22

#### FIGURE 3-9: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)

**EXAMPLE INSTRUCTION:** ADDWF, f, d, a (Opcode: 0010 01da ffff ffff)

#### When 'a' = 0 and $f \ge 60h$ :

The instruction executes in Direct Forced mode. 'f' is interpreted as a location in the Access RAM between 060h and 0FFh. This is the same as locations F60h to FFFh (Bank 15) of data memory.

Locations below 60h are not available in this addressing mode.


#### When 'a' = 0 and $f \le 5Fh$ :

The instruction executes in Indexed Literal Offset mode. 'f' is interpreted as an offset to the address value in FSR2. The two are added together to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space.

Note that in this mode, the correct syntax is now: ADDWF [k], d where 'k' is the same as 'f'.

#### When 'a' = 1 (all values of f):

The instruction executes in Direct mode (also known as Direct Long mode). 'f' is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space.



# 3.5.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE


The use of Indexed Literal Offset Addressing mode effectively changes how the first 96 locations of Access RAM (00h to 5Fh) are mapped. Rather than containing just the contents of the bottom section of Bank 0, this mode maps the contents from a user defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see **Section 3.3.2 "Access Bank"**). An example of Access Bank remapping in this addressing mode is shown in Figure 3-10.

Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use direct addressing as before.

# 3.6 PIC18 Instruction Execution and the Extended Instruction Set

Enabling the extended instruction set adds eight additional commands to the existing PIC18 instruction set. These instructions are executed as described in **Section 23.2 "Extended Instruction Set"**.

# FIGURE 3-10: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING



NOTES:

# 4.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed one byte at a time. A write to program memory is executed on blocks of 16 or 8 bytes at a time depending on the specific device (See Table 4-1). Program memory is erased in blocks of 64 bytes at a time. The difference between the write and erase block sizes requires from 4 to 8 block writes to restore the contents of a single block erase. A bulk erase operation can not be issued from user code.

TABLE 4-1:	WRITE/ERASE BLOCK SIZES
------------	-------------------------

Device	Write Block Size (bytes)	Erase Block Size (bytes)
PIC18F13K22/LF13K22	8	64
PIC18F14K22/LF14K22	16	64

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

#### 4.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

The table read operation retrieves one byte of data directly from program memory and places it into the TABLAT register. Figure 4-1 shows the operation of a table read.

The table write operation stores one byte of data from the TABLAT register into a write block holding register. The procedure to write the contents of the holding registers into program memory is detailed in **Section 4.5** "**Writing to Flash Program Memory**". Figure 4-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. Tables containing data, rather than program instructions, are not required to be word aligned. Therefore, a table can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned.





FIGURE 4-1: TABLE READ OPERATION

# PIC18F1XK22/LF1XK22

### FIGURE 4-2: TABLE WRITE OPERATION



# 4.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- · EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

#### 4.2.1 EECON1 AND EECON2 REGISTERS

The EECON1 register (Register 4-1) is the control register for memory accesses. The EECON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

The EEPGD control bit determines if the access will be a program or data EEPROM memory access. When EEPGD is clear, any subsequent operations will operate on the data EEPROM memory. When EEPGD is set, any subsequent operations will operate on the program memory.

The CFGS control bit determines if the access will be to the Configuration/Calibration registers or to program memory/data EEPROM memory. When CFGS is set, subsequent operations will operate on Configuration registers regardless of EEPGD (see **Section 22.0 "Special Features of the CPU"**). When CFGS is clear, memory selection access is determined by EEPGD. The FREE bit allows the program memory erase operation. When FREE is set, an erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. The WREN bit is clear on power-up.

The WRERR bit is set by hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR is				
	read as '1'. This can indicate that a write				
	operation was prematurely terminated by				
	a Reset, or a write operation was				
	attempted improperly.				

The WR control bit initiates write operations. The WR bit cannot be cleared, only set, by firmware. Then WR bit is cleared by hardware at the completion of the write operation.

Note: The EEIF interrupt flag bit of the PIR2 register is set when the write is complete. The EEIF flag stays set until cleared by firmware.

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS		FREE	WRERR	WREN	WR	RD
bit 7							bit C
Legend:							
R = Readabl	e bit	W = Writable	bit				
	e set by softwar			U = Unimplen	nented bit, rea	d as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
<b>h</b> :+ 7					4 L.:4		
bit 7		Flash program		I Memory Selec			
		data EEPROM					
bit 6				Configuration S	elect bit		
		Configuration re					
		Flash program		OM memory			
bit 5	-	nted: Read as '					
bit 4		Row (Block) E					
		e program mer by completion	•	dressed by TBLI	PIR on the ne	ext WR comman	nd
	0 = Perform						
bit 3	WRERR: Fla	ish Program/Da	ata EEPROM E	Error Flag bit <sup>(1)</sup>			
				inated (any Res	et during self-	imed programn	ning in norma
		n, or an improp		pt)			
		e operation cor	-				
bit 2		h Program/Data					
		•		data EEPROM /data EEPROM			
bit 1	WR: Write C	•	laon program				
			M erase/write o	cycle or a progra	m memory era	ase cycle or writ	e cycle.
	(The ope	eration is self-ti	med and the b	it is cleared by	hardware once		
				ed) by software	.)		
bit 0	RD: Read Co	cle to the EEPF		ele			
			ad (Read take	s one cycle. RD	is cleared by h	ardware The F	RD bit can only
				it cannot be set			
	•	t initiate an ÉE					
Note 1: W	/hen a WRERR	occurs, the EE	PGD and CFG	S bits are not c	leared. This al	lows tracing of	the

### REGISTER 4-1: EECON1: DATA EEPROM CONTROL 1 REGISTER

**Note 1:** When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

# 4.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

#### 4.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the device ID, the user ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 4-2. These operations on the TBLPTR affect only the low-order 21 bits.

### 4.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory directly into the TABLAT register.

When a TBLWT is executed the byte in the TABLAT register is written, not to Flash memory but, to a holding register in preparation for a program memory write. The holding registers constitute a write block which varies depending on the device (See Table 4-1). The 3, 4, or 5 LSbs of the TBLPTRL register determine which specific address within the holding register block is written to. The MSBs of the Table Pointer have no effect during TBLWT operations.

When a program memory write is executed the entire holding register block is written to the Flash memory at the address determined by the MSbs of the TBLPTR. The 3, 4, or 5 LSBs are ignored during Flash memory writes. For more detail, see **Section 4.5** "Writing to **Flash Program Memory**".


When an erase of program memory is executed, the 16 MSbs of the Table Pointer register (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 4-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

#### TABLE 4-2: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write






#### 4.3 Reading the Flash Program Memory

The TBLRD instruction retrieves data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation. The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 4-4 shows the interface between the internal program memory and the TABLAT.

#### FIGURE 4-4: READS FROM FLASH PROGRAM MEMORY



#### EXAMPLE 4-1: READING A FLASH PROGRAM MEMORY WORD

	MOVLW MOVWF MOVWF MOVLW MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL		Load TBLPTR with the base address of the word
READ_WORD				
	TBLRD*+		;	read into TABLAT and increment
	MOVF	TABLAT, W	;	get data
	MOVWF	WORD_EVEN		
	TBLRD*+		;	read into TABLAT and increment
	MOVFW	TABLAT, W	;	get data
	MOVF	WORD_ODD		

# 4.4 Erasing Flash Program Memory

The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer, or through ICSP™ control, can larger blocks of program memory be bulk erased. Word erase in the Flash array is not supported.

When initiating an erase sequence from the Microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. The TBLPTR<5:0> bits are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

The write initiate sequence for EECON2, shown as steps 4 through 6 in **Section 4.4.1 "Flash Program Memory Erase Sequence"**, is used to guard against accidental writes. This is sometimes referred to as a long write.

A long write is necessary for erasing the internal Flash. Instruction execution is halted during the long write cycle. The long write is terminated by the internal programming timer.

#### 4.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory is:

- 1. Load Table Pointer register with address of block being erased.
- 2. Set the EECON1 register for the erase operation:
  - set EEPGD bit to point to program memory;
  - clear the CFGS bit to access program memory;
  - set WREN bit to enable writes;
  - set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- 6. Set the WR bit. This will begin the block erase cycle.
- 7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
- 8. Re-enable interrupts.

	MOVLW MOVWF MOVLW MOVWF MOVLW	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW	; load TBLPTR with the base ; address of the memory block
	MOVWF	TBLPTRL	
ERASE_BLOC	K		
	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable block Erase operation
	BCF	INTCON, GIE	; disable interrupts
Required	MOVLW	55h	
Sequence	MOVWF	EECON2	; write 55h
	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts

#### EXAMPLE 4-2: ERASING A FLASH PROGRAM MEMORY BLOCK

#### 4.5 Writing to Flash Program Memory

The programming block size is 8 or 16 bytes, depending on the device (See Table 4-1). Word or byte programming is not supported.


Table writes are used internally to load the holding registers needed to program the Flash memory. There are only as many holding registers as there are bytes in a write block (See Table 4-1).

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction may need to be executed 8, or 16 times, depending on the device, for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. After all the holding registers have been written, the programming operation of that block of memory is started by configuring the EECON1 register for a program memory write and performing the long write sequence. The long write is necessary for programming the internal Flash. Instruction execution is halted during a long write cycle. The long write will be terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

Note: The default value of the holding registers on device Resets and after write operations is FFh. A write of FFh to a holding register does not modify that byte. This means that individual bytes of program memory may be modified, provided that the change does not attempt to change any bit from a '0' to a '1'. When modifying individual bytes, it is not necessary to load all holding registers before executing a long write operation.

#### FIGURE 4-5: TABLE WRITES TO FLASH PROGRAM MEMORY



#### 4.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer register with address being erased.
- 4. Execute the block erase procedure.
- 5. Load Table Pointer register with address of first byte being written.
- 6. Write the 8 or 16 byte block into the holding registers with auto-increment.
- 7. Set the EECON1 register for the write operation:
  - · set EEPGD bit to point to program memory;
  - · clear the CFGS bit to access program memory;
  - set WREN to enable byte writes.

- 8. Disable interrupts.
- 9. Write 55h to EECON2.
- 10. Write 0AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write (about 2 ms using internal timer).
- 13. Re-enable interrupts.
- 14. Repeat steps 6 to 13 for each block until all 64 bytes are written.
- 15. Verify the memory (table read).

This procedure will require about 6 ms to update each write block of memory. An example of the required code is given in Example 4-3.

**Note:** Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the bytes in the holding registers.



	MOVLW	D'64′	; number of bytes in erase block
	MOVWF	COUNTER	-
	MOVLW	BUFFER ADDR HIGH	; point to buffer
	MOVWF	FSROH	
	MOVLW	BUFFER ADDR LOW	
	MOVWF	FSROL	
	MOVLW	CODE ADDR UPPER	; Load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE ADDR LOW	
	MOVWF	TBLPTRL	
EAD_BLOCK			
	TBLRD*+		; read into TABLAT, and inc
	MOVF	TABLAT, W	; get data
	MOVWF	POSTINCO	; store data
	DECFSZ	COUNTER	; done?
	BRA	READ_BLOCK	; repeat
ODIFY_WORD			
	MOVLW	BUFFER_ADDR_HIGH	; point to buffer
	MOVWF	FSROH	
	MOVLW	BUFFER_ADDR_LOW	
	MOVWF	FSROL	
	MOVLW	NEW_DATA_LOW	; update buffer word
	MOVWF	POSTINCO	
	MOVLW	NEW_DATA_HIGH	
	MOVWF	INDF0	
RASE_BLOCK			
	MOVLW	CODE_ADDR_UPPER	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE_ADDR_LOW	
	MOVWF	TBLPTRL	
	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Erase operation
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	
equired	MOVWF	EECON2	; write 55h
equence	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts
	TBLRD*-		; dummy read decrement
	MOVLW	BUFFER_ADDR_HIGH	; point to buffer
	MOVWF	FSROH	
	MOVLW	BUFFER_ADDR_LOW	
	MOVWF	FSROL	
RITE_BUFFER_BACK			
	MOVLW	BlockSize	; number of bytes in holding register
	MOVWF	COUNTER	
	MOVLW	D'64'/BlockSize	; number of write blocks in 64 bytes
	MOVWF	COUNTER2	
RITE_BYTE_TO_HREGS			
	MOVF	POSTINCO, W	; get low byte of buffer data
	MOVWF	TABLAT	; present data to table latch
	TBLWT+*		; write data, perform a short write
			; to internal TBLWT holding register.

#### EXAMPLE 4-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED)

		2011JTTTT	
	DECFSZ	COUNTER	; loop until holding registers are full
	BRA	WRITE WORD TO HREGS	
PROGRAM_MEMORY			
	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	
Required	MOVWF	EECON2	; write 55h
Sequence	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start program (CPU stall)
	DCFSZ	COUNTER2	; repeat for remaining write blocks
	BRA	WRITE_BYTE_TO_HREGS	;
	BSF	INTCON, GIE	; re-enable interrupts
	BCF	EECON1, WREN	; disable write to memory

#### 4.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

# 4.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the WRERR bit will be set which the user can check to decide whether a rewrite of the location(s) is needed.

#### 4.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See **Section 22.0** "**Special Features of the CPU**" for more detail.

#### 4.6 Flash Program Operation During Code Protection

See Section 22.3 "Program Verification and Code Protection" for details on code protection of Flash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	259
EECON2	EEPROM C	Control Regis	ster 2 (not	a physical r	egister)				259
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	257
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCLIP	_	TMR3IP	_	260
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCLIE	_	TMR3IE	_	260
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCLIF	_	TMR3IF	_	260
TABLAT	Program Me	Program Memory Table Latch							
TBLPTRL	Program Memory Table Pointer Low Byte (TBLPTR<7:0>)							257	
TBLPTRU	_	bit 21 Program Memory Table Pointer Upper Byte (TBLPTR<20:16>)							257
TBPLTRH	Program Me	emory Table	Pointer H	ligh Byte (TE	BLPTR<15:8	>)			257

 TABLE 4-3:
 REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

# 5.0 DATA EEPROM MEMORY

The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, which is used for long-term storage of program data. It is not directly mapped in either the register file or program memory space but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire VDD range.

Four SFRs are used to read and write to the data EEPROM as well as the program memory. They are:

- EECON1
- EECON2
- EEDATA
- EEADR

The data EEPROM allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and the EEADR register holds the address of the EEPROM location being accessed.

The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer; it will vary with voltage and temperature as well as from chip-to-chip. Please refer to parameter US122 (Table 25-13 in Section 25.0 "Electrical Specifications") for exact limits.

# 5.1 EEADR Register

The EEADR register is used to address the data EEPROM for read and write operations. The 8-bit range of the register can address a memory range of 256 bytes (00h to FFh).

#### 5.2 EECON1 and EECON2 Registers

Access to the data EEPROM is controlled by two registers: EECON1 and EECON2. These are the same registers which control access to the program memory and are used in a similar manner for the data EEPROM.

The EECON1 register (Register 5-1) is the control register for data and program memory access. Control bit EEPGD determines if the access will be to program or data EEPROM memory. When the EEPGD bit is clear, operations will access the data EEPROM memory. When the EEPGD bit is set, program memory is accessed.

Control bit, CFGS, determines if the access will be to the Configuration registers or to program memory/data EEPROM memory. When the CFGS bit is set, subsequent operations access Configuration registers. When the CFGS bit is clear, the EEPGD bit selects either program Flash or data EEPROM memory.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear.

The WRERR bit is set by hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR
	may read as '1'. This can indicate that a
	write operation was prematurely termi-
	nated by a Reset, or a write operation was
	attempted improperly.

The WR control bit initiates write operations. The bit can be set but not cleared by software. It is cleared only by hardware at the completion of the write operation.

Note:	The EEIF interrupt flag bit of the PIR2
	register is set when the write is complete.
	It must be cleared by software.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 4.1 "Table Reads and Table Writes"** regarding table reads.

The EECON2 register is not a physical register. It is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0				
EEPGD	CFGS		FREE	WRERR	WREN	WR	RD				
bit 7	•						bit (				
Legend:											
R = Readable		W = Writable									
S = Bit can be	e set by software	e, but not clea	red	U = Unimplen	nented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unki	nown				
bit 7	EEDCD: Elas	h Program or	Data EEDROM	1 Memory Selec	t hit						
		lash program		Themory Selec							
		ata EEPROM									
bit 6	CFGS: Flash	Program/Data	EEPROM or	Configuration Se	elect bit						
		Configuration r									
	0 = Access F	lash program	or data EEPR	OM memory							
bit 5	Unimplemen	ted: Read as	'0'								
bit 4	FREE: Flash Row (Block) Erase Enable bit										
	1 = Erase the program memory block addressed by TBLPTR on the next WR command										
	<ul><li>(cleared by completion of erase operation)</li><li>0 = Perform write-only</li></ul>										
bit 3		•	ata EEPROM F	Error Flag bit <sup>(1)</sup>							
		-		-	et durina self-t	imed programr	ning in norma				
	<ul> <li>1 = A write operation is prematurely terminated (any Reset during self-timed programming in norma operation, or an improper write attempt)</li> </ul>										
	0 = The write	operation cor	npleted								
bit 2	WREN: Flash	Program/Data	a EEPROM W	rite Enable bit							
				data EEPROM							
		-	Flash program	data EEPROM							
bit 1	WR: Write Co										
				cycle or a progra							
	(The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) by software.)										
			ROM is comple		,						
bit 0	RD: Read Co										
				s one cycle. RD							
		be set (not cleared) by software. RD bit cannot be set when EEPGD = 1 or CFGS = 1.) 0 = Does not initiate an EEPROM read									
	0 = Does not	initiate an EE	PROM read								

### **REGISTER 5-1: EECON1: DATA EEPROM CONTROL 1 REGISTER**

**Note 1:** When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

#### 5.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit of the EECON1 register and then set control bit, RD. The data is available on the very next instruction cycle; therefore, the EEDATA register can be read by the next instruction. EEDATA will hold this value until another read operation, or until it is written to by the user (during a write operation).

The basic process is shown in Example 5-1.

## 5.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADR register and the data written to the EEDATA register. The sequence in Example 5-2 must be followed to initiate the write cycle.

The write will not begin if this sequence is not exactly followed (write 55h to EECON2, write 0AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, EECON1, EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared by hardware and the EEPROM Interrupt Flag bit, EEIF, is set. The user may either enable this interrupt or poll this bit. EEIF must be cleared by software.

### 5.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

EXAMPLE 5-1: DATA EEPROM READ

I	MOVLW	DATA_EE_ADDR	;	
	MOVWF	EEADR	;	Data Memory Address to read
	BCF	EECON1, EEPGD	;	Point to DATA memory
	BCF	EECON1, CFGS	;	Access EEPROM
	BSF	EECON1, RD	;	EEPROM Read
	MOVF	EEDATA, W	;	W = EEDATA
L				

EXAMPLE 5-2:	DATA EEPROM WRITE

Required Sequence	MOVLW MOVWF MOVWF BCF BCF BCF MOVLW MOVWF MOVLW MOVWF BSF BSF	EECON1, WREN INTCON, GIE 55h EECON2 0AAh EECON2	
	BCF	EECON1, WREN	; User code execution ; Disable writes on write complete (EEIF set)

# 5.6 Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in Configuration Words. External read and write operations are disabled if code protection is enabled.

The microcontroller itself can both read and write to the internal data EEPROM, regardless of the state of the code-protect Configuration bit. Refer to Section 22.0 "Special Features of the CPU" for additional information.

# 5.7 Protection Against Spurious Write

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been implemented. On power-up, the WREN bit is cleared. In addition, writes to the EEPROM are blocked during the Power-up Timer period (TPWRT, parameter 33).

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

# 5.8 Using the Data EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM without exceeding the total number of write cycles to a single byte. If this is the case, then an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

EXAMPLE 5-3:	DATA EEPROM REFRESH ROUTINE

	CLRF	EEADR	; Start at address 0
	BCF	EECON1, CFGS	; Set for memory
	BCF	EECON1, EEPGD	; Set for Data EEPROM
	BCF	INTCON, GIE	; Disable interrupts
	BSF	EECON1, WREN	; Enable writes
Loop			; Loop to refresh array
	BSF	EECON1, RD	; Read current address
	MOVLW	55h	;
	MOVWF	EECON2	; Write 55h
	MOVLW	0AAh	;
	MOVWF	EECON2	; Write OAAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BTFSC	EECON1, WR	; Wait for write to complete
	BRA	\$-2	
	INCFSZ	EEADR, F	; Increment address
	BRA	LOOP	; Not zero, do it again
	BCF	EECON1, WREN	; Disable writes
	BSF	INTCON, GIE	; Enable interrupts

TABLE 5-1:	REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY
------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	259
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	259
EECON2	EEPROM Control Register 2 (not a physical register)							259	
EEDATA	EEPROM Da	ata Register							259
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	<b>INT0IF</b>	RABIF	257
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCLIP	_	TMR3IP	_	260
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCLIE	—	TMR3IE	—	260
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCLIF		TMR3IF	—	260

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

# 6.0 8 x 8 HARDWARE MULTIPLIER

### 6.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the STATUS register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows the PIC18 devices to be used in many applications previously reserved for digital signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 6-1.

### 6.2 Operation

Example 6-1 shows the instruction sequence for an  $8 \times 8$  unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 6-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

#### EXAMPLE 6-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

	; ; ARG1 * ARG2 -> ; PRODH:PRODL
--	--

#### EXAMPLE 6-2:

ROUTINE	

8 x 8 SIGNED MULTIPLY

MOVF	ARG1, W		
MULWF	ARG2	;	ARG1 * ARG2 ->
		;	PRODH:PRODL
BTFSC	ARG2, SB	;	Test Sign Bit
SUBWF	PRODH, F	;	PRODH = PRODH
		;	- ARG1
MOVF	ARG2, W		
BTFSC	ARG1, SB	;	Test Sign Bit
SUBWF	PRODH, F	;	PRODH = PRODH
		;	- ARG2

		Program	Cycles	Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz	
9 x 9 unsigned	Without hardware multiply	13	69	6.9 μs	27.6 μs	69 μs	
8 x 8 unsigned	Hardware multiply	1	1	100 ns	400 ns	1 μs	
	Without hardware multiply	33	91	9.1 μs	36.4 μs	91 μs	
8 x 8 signed	Hardware multiply	6	6	600 ns	2.4 μs	6 μs	
16 x 16 uppigpod	Without hardware multiply	21	242	24.2 μs	96.8 μs	242 μs	
16 x 16 unsigned	Hardware multiply	28	28	2.8 μs	11.2 μs	28 μs	
16 x 16 signed	Without hardware multiply	52	254	25.4 μs	102.6 μs	254 μs	
	Hardware multiply	35	40	4.0 μs	16.0 μs	40 μs	

#### TABLE 6-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

Example 6-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 6-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES<3:0>).

#### EQUATION 6-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	into into into into into into into into
	=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
		$(ARG1L \bullet ARG2H \bullet 2^8) +$
		$(ARG1L \bullet ARG2L)$
	=	$(ARG1H \bullet ARG2H \bullet 2^{16}) + (ARG1H \bullet ARG2L \bullet 2^{8}) + (ARG1L \bullet ARG2H \bullet 2^{8}) + $

#### EXAMPLE 6-3: 1

#### 16 x 16 UNSIGNED MULTIPLY ROUTINE

	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L * ARG2L->
			; PRODH:PRODL
	MOVFF	PRODH, RES1	;
	MOVFF	PRODL, RESO	;
;			
	MOVF	ARG1H, W	
	MULWF	ARG2H	; ARG1H * ARG2H->
			; PRODH:PRODL
	MOVFF	PRODH, RES3	;
	MOVFF	PRODL, RES2	;
;			
	MOVF	ARG1L, W	
	MULWF	ARG2H	; ARG1L * ARG2H->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
		PRODH, W	; products
	ADDWFC	RES2, F	;
		WREG	;
	ADDWFC	RES3, F	;
;			
		ARG1H, W	;
	MULWF	ARG2L	; ARG1H * ARG2L->
			; PRODH:PRODL
	MOVF		;
		RES1, F	
			; products
		RES2, F	;
		WREG	;
	ADDWFC	RES3, F	;

Example 6-4 shows the sequence to do a 16 x 16 signed multiply. Equation 6-2 shows the algorithm used. The 32-bit result is stored in four registers (RES<3:0>). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

#### EQUATION 6-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0	= ARG1H:ARG1L • ARG2H:ARG2L
	$= (ARG1H \bullet ARG2H \bullet 2^{16}) +$
	$(ARG1H \bullet ARG2L \bullet 2^8) +$
	$(ARG1L \bullet ARG2H \bullet 2^8) +$
	$(ARG1L \bullet ARG2L) +$
	$(-1 \bullet ARG2H < 7 > \bullet ARG1H: ARG1L \bullet 2^{16}) +$
	$(-1 \bullet ARG1H \le 7 \ge \bullet ARG2H: ARG2L \bullet 2^{16})$

#### EXAMPLE 6-4: 16 x 16 SIGNED MULTIPLY ROUTINE

		MOLI	
	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L * ARG2L ->
			; PRODH:PRODL
	MOVFF	PRODH, RES1	;
	MOVFF	PRODL, RESO	
;		,	,
,	MOVF	ARG1H, W	
	MULWF		; ARG1H * ARG2H ->
	110 1101	1110211	; PRODH:PRODL
	MOVEE	PRODH, RES3	
	MOVEF		
	MOVEE	PRODL, RES2	;
;	MOVF	ARG1L, W	
	MOLWE	ARG2H	; ARG1L * ARG2H ->
	MOUT		; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVF	PRODH, W	; products
		RES2, F	;
	CLRF		;
	ADDWFC	RES3, F	;
;			
		ARG1H, W	;
	MULWF	ARG2L	; ARG1H * ARG2L ->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVF		; products
	ADDWFC	RES2, F	;
		WREG	;
	ADDWFC	RES3, F	;
;			
	BTFSS	ARG2H, 7	; ARG2H:ARG2L neg?
	BRA	SIGN_ARG1	; no, check ARG1
	MOVF	ARG1L, W	;
	SUBWF	RES2	;
	MOVF	ARG1H, W	;
	SUBWFB		
;			
SIG	N ARG1		
		ARG1H, 7	; ARG1H:ARG1L neg?
	BRA	CONT CODE	; no, done
	MOVF	ARG2L, W	;
	SUBWF	RES2	;
		ARG2H, W	;
	SUBWFB		
;			
-	T_CODE		
	:		

# 7.0 INTERRUPTS

The PIC18F1XK22/LF1XK22 devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 0008h and the low priority interrupt vector is at 0018h. A high priority interrupt event will interrupt a low priority interrupt that may be in progress.

There are twelve registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2
- PIE1, PIE2
- IPR1, IPR2

It is recommended that the Microchip header files supplied with MPLAB<sup>®</sup> IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- **Priority bit** to select high priority or low priority

# 7.1 Mid-Range Compatibility

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC<sup>®</sup> microcontroller mid-range devices. In Compatibility mode, the interrupt priority bits of the IPRx registers have no effect. The PEIE bit of the INTCON register is the global interrupt enable for the peripherals. The PEIE bit disables only the peripheral interrupt sources when the GIE bit is also set. The GIE bit of the INTCON register is the global interrupt enable which enables all non-peripheral interrupt sources and disables all interrupt sources, including the peripherals. All interrupts branch to address 0008h in Compatibility mode.

# 7.2 Interrupt Priority

The interrupt priority feature is enabled by setting the IPEN bit of the RCON register. When interrupt priority is enabled the GIE and PEIE global interrupt enable bits of Compatibility mode are replaced by the GIEH high priority, and GIEL low priority, global interrupt enables. When set, the GIEH bit of the INTCON register enables all interrupts that have their associated IPRx register or INTCONx register priority bit set (high priority). When clear, the GIEL bit disables all interrupt sources including those selected as low priority. When clear, the GIEL bit of the INTCON register disables only the interrupts that have their associated priority bit cleared (low priority). When set, the GIEL bit enables the low priority sources when the GIEH bit is also set.

When the interrupt flag, enable bit and appropriate global interrupt enable bit are all set, the interrupt will vector immediately to address 0008h for high priority, or 0018h for low priority, depending on level of the interrupting source's priority bit. Individual interrupts can be disabled through their corresponding interrupt enable bits.

# 7.3 Interrupt Response

When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. The GIE bit is the global interrupt enable when the IPEN bit is cleared. When the IPEN bit is set, enabling interrupt priority levels, the GIEH bit is the high priority global interrupt enable and the GIEL bit is the low priority global interrupt enable. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress.


The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits in the INTCONx and PIRx registers. The interrupt flag bits must be cleared by software before re-enabling interrupts to avoid repeating the same interrupt.


The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB interrupt-on-change, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one-cycle or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bits or the global interrupt enable bit.

**Note:** Do not use the MOVFF instruction to modify any of the interrupt control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.

# PIC18F1XK22/LF1XK22





#### 7.4 INTCON Registers

The INTCON registers are readable and writable registers, which contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

#### REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	<b>INT0IF</b>	RABIF
bit 7							bit 0
Sit 7							Dit

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	'0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	GIE/GIEH: Global Interrupt Enable bit <u>When IPEN = 0:</u> 1 = Enables all unmasked interrupts 0 = Disables all interrupts including peripherals <u>When IPEN = 1:</u> 1 = Enables all high priority interrupts 0 = Disables all interrupts including low priority
bit 6	PEIE/GIEL: Peripheral Interrupt Enable bit         When IPEN = 0:         1 = Enables all unmasked peripheral interrupts         0 = Disables all peripheral interrupts         When IPEN = 1:         1 = Enables all low priority interrupts         0 = Disables all low priority interrupts         0 = Disables all low priority interrupts
bit 5	<b>TMR0IE:</b> TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt
bit 4	INTOIE: INTO External Interrupt Enable bit 1 = Enables the INTO external interrupt 0 = Disables the INTO external interrupt
bit 3	<b>RABIE:</b> RA and RB Port Change Interrupt Enable bit <sup>(2)</sup> 1 = Enables the RA and RB port change interrupt 0 = Disables the RA and RB port change interrupt
bit 2	<b>TMR0IF:</b> TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared by software) 0 = TMR0 register did not overflow
bit 1	INTOIF: INTO External Interrupt Flag bit 1 = The INTO external interrupt occurred (must be cleared by software) 0 = The INTO external interrupt did not occur
bit 0	<b>RABIF:</b> RA and RB Port Change Interrupt Flag bit <sup>(1)</sup> 1 = At least one of the RA <5:0> or RB<7:4> pins changed state (must be cleared by software) 0 = None of the RA<5:0> or RB<7:4> pins have changed state
Note 1: 2:	A mismatch condition will continue to set the RABIF bit. Reading PORTA and PORTB will end the mismatch condition and allow the bit to be cleared. RA and RB port change interrupts also require the individual pin IOCA and IOCB enable.

R/W-	-1 R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1			
RABF	PU INTEDG0	INTEDG1	INTEDG2		TMR0IP	_	RABIP			
bit 7							bit 0			
1										
Legend: R = Read		W = Writable	hit	II = I Inimple	mented bit, rea	d as 'N'				
	e at POR	'1' = Bit is set		0' = Bit is cle		x = Bit is unk	nown			
			-							
bit 7	RABPU: POF	RTA and PORT	B Pull-up Ena	ble bit						
			III-ups are disa							
		and PORTB pu nd WPUB bits	•	oled provided	that the pin is a	n input and the	corresponding			
bit 6	INTEDG0: Ex	ternal Interrup	t 0 Edge Selec	t bit						
	•	1 = Interrupt on rising edge								
	•	on falling edge								
bit 5		INTEDG1: External Interrupt 1 Edge Select bit								
	•	<ul> <li>1 = Interrupt on rising edge</li> <li>0 = Interrupt on falling edge</li> </ul>								
bit 4	•	• •	, t 2 Edge Selec	t bit						
		1 = Interrupt on rising edge								
	0 = Interrupt	on falling edge	e							
bit 3	-	ted: Read as '								
bit 2			terrupt Priority	bit						
	1 = High prio 0 = Low prior									
bit 1	•	ted: Read as '	0'							
bit 0	-		ange Interrupt	Priority bit						
	1 = High prio			,,,						
	0 = Low prior	ity								
Note:	Interrupt flag bits a condition occurs, r									
	its corresponding									
	enable bit. User s	oftware shoul	d ensure							
	the appropriate inter-									
	prior to enabling a		is leature							

allows for software polling.

R/W-	1 R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0				
INT2I	P INT1IP		INT2IE	INT1IE	_	INT2IF	INT1IF				
bit 7							bit (				
Legend:											
R = Read	lable bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'					
-n = Valu	e at POR	'1' = Bit is se	t	'0' = Bit is cle	'0' = Bit is cleared		nown				
bit 7	INT2IP: IN	T2 External Inter	rupt Priority bi	it							
	1 = High p 0 = Low p	•									
bit 6	INT1IP: IN	T1 External Inter	rupt Priority bi	it							
	• •	<ul><li>1 = High priority</li><li>0 = Low priority</li></ul>									
bit 5		ented: Read as	ʻ0'								
bit 4	•	INT2IE: INT2 External Interrupt Enable bit									
	1 = Enable	<ul> <li>1 = Enables the INT2 external interrupt</li> <li>0 = Disables the INT2 external interrupt</li> </ul>									
bit 3	INT1IE: IN	INT1IE: INT1 External Interrupt Enable bit									
		es the INT1 exter les the INT1 exte	•								
bit 2	Unimplem	Unimplemented: Read as '0'									
bit 1	INT2IF: IN	T2 External Inter	rupt Flag bit								
		IT2 external inter IT2 external inter			ed by software	e)					
bit 0	INT1IF: IN	T1 External Inter	rupt Flag bit								
		IT1 external inter IT1 external inter			ed by software	e)					
Note:		s are set when ar s, regardless of th									
		ng enable bit or t									
	enable bit. Use	er software shoul	d ensure								
		interrupt flag bits									
	prior to enabling	g an interrupt. Th	is teature								

### REGISTER 7-3: INTCON3: INTERRUPT CONTROL 3 REGISTER

allows for software polling.

## 7.5 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Request Flag registers (PIR1 and PIR2).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE of the INTCON register.
  - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

# REGISTER 7-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:									
R = Readable bit		W = Writable bit	U = Unimplemented bit	, read as '0'					
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7	Unimple	mented: Read as '0'							
bit 6	-	D Converter Interrupt Flag b	it						
	1 = An A		nust be cleared by software)						
bit 5	RCIF: EU	JSART Receive Interrupt Fla	ag bit						
		<ul> <li>1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read)</li> <li>0 = The EUSART receive buffer is empty</li> </ul>							
bit 4	TXIF: EUSART Transmit Interrupt Flag bit								
		<ul> <li>1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written)</li> <li>0 = The EUSART transmit buffer is full</li> </ul>							
bit 3	SSPIF: Master Synchronous Serial Port Interrupt Flag bit								
	<ul> <li>1 = The transmission/reception is complete (must be cleared by software)</li> <li>0 = Waiting to transmit/receive</li> </ul>								
bit 2	CCP1IF: CCP1 Interrupt Flag bit								
	<u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared by software) 0 = No TMR1 register capture occurred								
	<u>Compare mode:</u> 1 = A TMR1 register compare match occurred (must be cleared by software) 0 = No TMR1 register compare match occurred <u>PWM mode:</u> Unused in this mode								
bit 1	<b>TMR2IF:</b> TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared by software) 0 = No TMR2 to PR2 match occurred								
bit 0	TMR1IF: TMR1 Overflow Interrupt Flag bit <ol> <li>TMR1 register overflowed (must be cleared by software)</li> <li>TMR1 register did not overflow</li> </ol>								
Note 1:	The PSPIF h	it is unimplemented on 28-n	in devices and will read as '0'						

Note 1: The PSPIF bit is unimplemented on 28-pin devices and will read as '0'.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0		
OSCFIF	C1IF	C2IF	EEIF	BCLIF		TMR3IF	_		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own		
bit 7		scillator Fail Inter	1 0						
		oscillator failed, clock operating	clock input ha	as changed to H	IFINTOSC (mu	ist be cleared by	software)		
bit 6			unt Elog hit						
DILO	<b>C1IF:</b> Comparator C1 Interrupt Flag bit								
	<ul> <li>1 = Comparator C1 output has changed (must be cleared by software)</li> <li>0 = Comparator C1 output has not changed</li> </ul>								
bit 5	•	-	•						
	<b>C2IF:</b> Comparator C2 Interrupt Flag bit 1 = Comparator C2 output has changed (must be cleared by software)								
	0 = Comparator C2 output has not changed								
bit 4	EEIF: Data EEPROM/Flash Write Operation Interrupt Flag bit								
	1 = The write operation is complete (must be cleared by software)								
	0 = The write operation is not complete or has not been started								
bit 3	BCLIF: Bus Collision Interrupt Flag bit								
	1 = A bus collision occurred (must be cleared by software)								
		collision occurre	-						
bit 2	•	nted: Read as '							
bit 1		IR3 Overflow Int							
	<ul> <li>1 = TMR3 register overflowed (must be cleared by software)</li> <li>0 = TMR3 register did not overflow</li> </ul>								
bit 0	Unimpleme	nted: Read as '	0'						

# REGISTER 7-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

#### 7.6 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Enable registers (PIE1 and PIE2). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

#### REGISTER 7-6: PIE1: PERIPHERAL INTERRUPT ENABLE (FLAG) REGISTER 1

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7				·		•	bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 7	Unimplemented: Read as '0'
bit 6	ADIE: A/D Converter Interrupt Enable bit
	<ul><li>1 = Enables the A/D interrupt</li><li>0 = Disables the A/D interrupt</li></ul>
bit 5	RCIE: EUSART Receive Interrupt Enable bit
	<ul><li>1 = Enables the EUSART receive interrupt</li><li>0 = Disables the EUSART receive interrupt</li></ul>
bit 4	TXIE: EUSART Transmit Interrupt Enable bit
	<ul><li>1 = Enables the EUSART transmit interrupt</li><li>0 = Disables the EUSART transmit interrupt</li></ul>
bit 3	SSPIE: Master Synchronous Serial Port Interrupt Enable bit
	<ul><li>1 = Enables the MSSP interrupt</li><li>0 = Disables the MSSP interrupt</li></ul>
bit 2	CCP1IE: CCP1 Interrupt Enable bit
	<ul><li>1 = Enables the CCP1 interrupt</li><li>0 = Disables the CCP1 interrupt</li></ul>
bit 1	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
	<ul> <li>1 = Enables the TMR2 to PR2 match interrupt</li> <li>0 = Disables the TMR2 to PR2 match interrupt</li> </ul>
bit 0	TMR1IE: TMR1 Overflow Interrupt Enable bit
	<ul><li>1 = Enables the TMR1 overflow interrupt</li><li>0 = Disables the TMR1 overflow interrupt</li></ul>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0				
OSCFIE	C1IE	C2IE	EEIE	BCLIE		TMR3IE	—				
bit 7							bit 0				
Legend:											
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'											
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own				
bit 7	OSCFIE: Osc	illator Fail Inter	rupt Enable b	oit							
	1 = Enabled										
	0 = Disabled										
bit 6		rator C1 Interru	ipt Enable bit								
	1 = Enabled 0 = Disabled										
bit 5		rator C2 Interru	int Enable bit								
bit 5	1 = Enabled										
	0 = Disabled										
bit 4	EEIE: Data E	EPROM/Flash	Write Operati	on Interrupt Er	nable bit						
	1 = Enabled										
	0 = Disabled										
bit 3		Collision Interru	pt Enable bit								
	1 = Enabled										
bit 2	0 = Disabled	ted. Dood oo '	<b>,</b>								
	-	ted: Read as '		<b>b</b> :4							
bit 1	1 = Enabled	R3 Overflow Int	errupt Enable								
	0 = Disabled										
bit 0	Unimplemen	ted: Read as '	)'								
	•										

# REGISTER 7-7: PIE2: PERIPHERAL INTERRUPT ENABLE (FLAG) REGISTER 2

#### 7.7 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Priority registers (IPR1 and IPR2). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

#### REGISTER 7-8: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP
bit 7		I			I		bit 0
Legend:							

Logonai									
R = Readable bit		W = Writable bit	U = Unimplemented bit,	, read as '0'					
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7	Unimple	mented: Read as '0'							
bit 6	ADIP: A/I	O Converter Interrupt Priority	/ bit						
	1 = High 0 = Low								
bit 5	RCIP: EL	ISART Receive Interrupt Pri	ority bit						
	1 = High 0 = Low								
bit 4	TXIP: EU	TXIP: EUSART Transmit Interrupt Priority bit							
	1 = High 0 = Low								
bit 3	SSPIP: N	laster Synchronous Serial P	ort Interrupt Priority bit						
	1 = High 0 = Low								
bit 2	CCP1IP:	CCP1IP: CCP1 Interrupt Priority bit							
	1 = High 0 = Low	· ·							
bit 1	TMR2IP:	TMR2IP: TMR2 to PR2 Match Interrupt Priority bit							
	1 = High	priority							
	0 = Low	priority							
bit 0	TMR1IP:	TMR1 Overflow Interrupt Pr	iority bit						
	1 = High								
	0 = Low	priority							

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0				
OSCFIP	C1IP	C2IP	EEIP	BCLIP	—	TMR3IP					
bit 7		·					bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own				
bit 7		scillator Fail Inte	rrupt Priority I	oit							
		1 = High priority 0 = Low priority									
bit 6	•	C1IP: Comparator C1 Interrupt Priority bit									
	1 = High priority										
	0 = Low priority										
bit 5	C2IP: Comp	C2IP: Comparator C2 Interrupt Priority bit									
	1 = High priority										
	0 = Low priority										
bit 4	EEIP: Data EEPROM/Flash Write Operation Interrupt Priority bit										
	1 = High priority										
1.11.0	0 = Low priority										
bit 3	BCLIP: Bus Collision Interrupt Priority bit										
	1 = High priority 0 = Low priority										
bit 2	•	Unimplemented: Read as '0'									
bit 1	TMR3IP: TMR3 Overflow Interrupt Priority bit										
	1 = High pr		········	,							
	0 = Low pri										
bit 0	Unimpleme	ented: Read as '	0'								
•											

#### REGISTER 7-9: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

#### 7.8 **RCON Register**

The RCON register contains flag bits which are used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the IPEN bit which enables interrupt priorities.

The operation of the SBOREN bit and the Reset flag bits is discussed in more detail in Section 21.1 "RCON Register".

## REGISTER 7-10: RCON: RESET CONTROL REGISTER

R/W-0	R/W-1	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	SBOREN <sup>(1)</sup>	_	RI	TO	PD	POR <sup>(2)</sup>	BOR
bit 7						-	bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 7	IPEN: Interru	pt Priority Enat	ole bit				
		iority levels on					
		•	• •	IC16CXXX Co	mpatibility mod	e)	
bit 6	SBOREN: BO	OR Software E	nable bit <sup>(1)</sup>				
	If BOREN<1:						
	1 = BOR is er 0 = BOR is di						
		0> = 00, 10 or	11.				
		and read as '					
bit 5	Unimplemen	ted: Read as '	0'				
bit 4		struction Flag b					
		•		ted (set by firm	ware or Power	r-on Reset)	
	0 = The RES	ET instruction	was executed			ust be set in fir	mware after a
		ecuted Reset o					
bit 3		g Time-out Fla	•				
				or SLEEP instr	uction		
h ii 0		ime-out occurr					
bit 2		own Detection	•	at mu ati a m			
		ower-up or by t ecution of the					
bit 1		on Reset Statu					
bit i		r-on Reset occ					
	0 = A Power-	on Reset occu	rred (must be	set in software	after a Power-	on Reset occurs	S)
bit 0		out Reset Stat					
				(set by firmwar	e only)		
	0 = A Brown-	out Reset occ	urred (must be	e set by firmwa	re after a POR	or Brown-out R	eset occurs)
Note 1: If	SBOREN is enal	hled its Reset	state is '1' ot	herwise it is 'A	,		
	ne actual Reset v					ee the notes fol	lowing this
	dister and Section						ionnig uno

- register and Section 21.6 "Reset State of Registers" for additional information.
- 3: See Table 21-3.

## 7.9 INTx Pin Interrupts

External interrupts on the RA0/INT0, RA1/INT1 and RA2/INT2 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RAx/INTx pin, the corresponding flag bit, INTxF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxE. Flag bit, INTxF, must be cleared by software in the Interrupt Service Routine before re-enabling the interrupt.

All external interrupts (INT0, INT1 and INT2) can wakeup the processor from Idle or Sleep modes if bit INTxE was set prior to going into those modes. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP and INT2IP of the INTCON3 register. There is no priority bit associated with INT0. It is always a high priority interrupt source.

#### 7.10 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh  $\rightarrow$  00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh  $\rightarrow$  0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE of the INTCON register. Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP of the INTCON2 register. See Section 9.0 "Timer0 Module" for further details on the Timer0 module.

# 7.11 PORTA and PORTB Interrupt-on-Change

An input change on PORTA or PORTB sets flag bit, RABIF of the INTCON register. The interrupt can be enabled/disabled by setting/clearing enable bit, RABIE of the INTCON register. Pins must also be individually enabled with the IOCA and IOCB register. Interrupt priority for PORTA and PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RABIP of the INTCON2 register.

# 7.12 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see **Section 3.3 "Data Memory Organization"**), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 7-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

#### EXAMPLE 7-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

MOVWF W\_TEMP MOVFF STATUS, STATUS\_TEMP MOVFF BSR, BSR\_TEMP ; ; USER ISR CODE ; MOVFF BSR\_TEMP, BSR MOVF W\_TEMP, W MOVFF STATUS\_TEMP, STATUS

# ; Restore BSR ; Restore WREG ; Restore STATUS

; W\_TEMP is in virtual bank

; BSR TMEP located anywhere

; STATUS TEMP located anywhere

NOTES:

# 8.0 I/O PORTS

There are up to three ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.


Each port has three registers for its operation. These registers are:

- TRIS register (data direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch)

The PORTA Data Latch (LATA register) is useful for read-modify-write operations on the value that the I/O pins are driving.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 8-1.





# 8.1 PORTA, TRISA and LATA Registers

PORTA is 5 bits wide. PORTA<5:4,2:0> bits are bidirectional ports and PORTA is an input-only port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the PORT latch.

The PORTA Data Latch (LATA) register is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

All of the PORTA pins are individually configurable as interrupt-on-change pins. Control bits in the IOCA register enable (when set) or disable (when clear) the interrupt function for each pin.

When set, the RABIE bit of the INTCON register enables interrupts on all pins which also have their corresponding IOCA bit set. When clear, the RABIE bit disables all interrupt-on-changes.

Only pins configured as inputs can cause this interrupt to occur (i.e., any pin configured as an output is excluded from the interrupt-on-change comparison).

For enabled interrupt-on-change pins, the values are compared with the old value latched on the last read of PORTA. The 'mismatch' outputs of the last read are OR'd together to set the PORTA Change Interrupt flag bit (RABIF) in the INTCON register. This interrupt can wake the device from the Sleep mode, or any of the Idle modes. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTA to clear the mismatch condition (except when PORTA is the source or destination of a MOVFF instruction).
- b) Clear the flag bit, RABIF.

A mismatch condition will continue to set the RABIF flag bit. Reading or writing PORTA will end the mismatch condition and allow the RABIF bit to be cleared. The latch holding the last read value is not affected by a MCLR nor Brown-out Reset. After either one of these Resets, the RABIF flag will continue to be set if a mismatch is present.

Note 1: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RABIF interrupt flag may not get set. Furthermore, since a read or write on a port affects all bits of that port, care must be taken when using multiple pins in Interrupt-on-change mode. Changes on one pin may not be seen while servicing changes on another pin.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTA is only used for the interrupt-on-change feature. Polling of PORTA is not recommended while using the interrupt-on-change feature.

Each of the PORTA pins has an individually controlled weak internal pull-up. When set, each bit of the WPUA register enables the corresponding pin pull-up. When cleared, the RABPU bit of the INTCON2 register enables pull-ups on all pins which also have their corresponding WPUA bit set. When set, the RABPU bit disables all weak pull-ups. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

RA3 is an input only pin. Its operation is controlled by the MCLRE bit of the CONFIG3H register. When selected as a port pin (MCLRE = 0), it functions as a digital input only pin; as such, it does not have TRIS or LAT bits associated with its operation.

Note:	On a Power-on Reset, RA3 is enabled as							
	a digital input only if Master Clear							
	functionality is disabled.							

Pins RA4 and RA5 are multiplexed with the main oscillator pins; they are enabled as oscillator or I/O pins by the selection of the main oscillator in the Configuration register (see **Section 22.1 "Configuration Bits"** for details). When they are not used as port pins, RA4 and RA5 and their associated TRIS and LAT bits read as '0'.

RA<4,2:0> are pins multiplexed with analog inputs. The operation of pins RA<4,2:0> as analog are selected by setting the ANS<3:0> bits in the ANSEL register, which is the default setting after a Power-on Reset.

CLRF	PORTA	; Initialize PORTA by ; clearing output
		; data latches
CLRF	LATA	; Alternate method
		; to clear output
		; data latches
MOVLW	030h	; Value used to
		; initialize data
		; direction
MOVWF	TRISA	; Set RA<5:4> as output

#### REGISTER 8-1: PORTA: PORTA REGISTER

U-0	U-0	R/W-x	R/W-x	R-x	R/W-x	R/W-x	R/W-x
—	—	RA5	RA4	RA3	RA2	RA1	RA0
bit 7							bit 0
Legend:							

- <b>J</b>			
R = Readable bit	W = Writable bit	/ = Writable bit U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-0	RA<5:0>: PORTA I/O Pin bit <sup>(1)</sup>
	1 = Port pin is > Vін
	0 = Port pin is < VIL

**Note 1:** The RA3 bit is only available when Master Clear Reset is disabled (MCLRE Configuration bit = 0). Otherwise, RA3 reads as '0'. This bit is read-only.

#### REGISTER 8-2: TRISA: PORTA TRI-STATE REGISTER

U-0	U-0	R/W-1	R/W-1	U-1	R/W-1	R/W-1	R/W-1
_	—	TRISA5	TRISA4	—	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5-4	<b>TRISA&lt;5:4&gt;:</b> PORTA Tri-State Control bit <sup>(1)</sup> 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output
bit 3	Unimplemented: Read as '1'
bit 2-0	<b>TRISA&lt;2:0&gt;:</b> PORTA Tri-State Control bit <sup>(1)</sup> 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output

**Note 1:** TRISA<5:4> always reads '1' in XT, HS and LP Oscillator modes.

#### REGISTER 8-3: LATA: PORTA DATA LATCH REGISTER

U-0	U-0	R/W-x	R/W-x	U-0	R/W-x	R/W-x	R/W-x
—	—	LATA5	LATA4	—	LATA2	LATA1	LATA0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	'0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-4 LATA<5:4>: RA<5:4> Port I/O Output Latch Register bits

bit 3 Unimplemented: Read as '0'

bit 2-0 LATA<2:0>: RA<2:0> Port I/O Output Latch Register bits

#### REGISTER 8-4: WPUA: WEAK PULL-UP PORTA REGISTER

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	— — WPUA		5 WPUA4 WPUA3		WPUA2	WPUA1	WPUA0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	'0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5-0	WPUA<5:0>: Weak Pull-up Enable bit
	1 = Pull-up enabled
	0 = Pull-up disabled

#### REGISTER 8-5: IOCA: INTERRUPT-ON-CHANGE PORTA REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	ʻ0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IOCA<5:0>: PORTA I/O Pin bit

1 = Interrupt-on-change enabled0 = Interrupt-on-change disabled

0 – Interrupt-on-change disabled

Pin	Function	TRIS Setting	I/O	l/O Type	Description
RA0/AN0/CVREF/	RA0	0	0	DIG	LATA<0> data output.
VREF-/C1IN+/INT0/ PGD		1	Ι	TTL	PORTA<0> data input; Programmable weak pull-up.
	AN0	1	Ι	ANA	ADC channel 0 input.
	CVREF	х	0	ANA	Comparator reference voltage output.
	VREF-	1	Ι	ANA	ADC and Comparator voltage reference voltage (low) input.
	C1IN+	1	Ι	DIG	Comparator C1 non-inverting input.
	INT0	1	Ι	ST	External interrupt 0.
	PGD	х	0	DIG	Serial execution data output for ICSP™.
		х	Ι	ST	Serial execution data input for ICSP™.
RA1/AN1/C12IN0-/	RA1	0	0	DIG	LATA<1> data output.
VREF+/INT1/PGC		1	-	TTL	PORTA<1> data input; Programmable weak pull-up.
	AN1	1	Ι	ANA	ADC channel 1.
	C12IN0-	1	Ι	ANA	Comparator C1 and C2 non-inverting input channel 0.
	VREF+	1	Ι	ANA	Comparator reference voltage (high) input ADC qual.
	INT1	1		ST	External interrupt 1.
	PGC	х	0	DIG	Serial execution clock output for ICSP™.
		х	Ι	ST	Serial execution clock input for ICSP™.
RA2/AN2/C1OUT/	RA2	0	0	DIG	LATA<2> data output.
T0CKI/INT2/SRQ		1	Ι	TTL	PORTA<2> data input; Programmable weak pull-up.
	AN2	1	Ι	ANA	ADC channel 2.
	C1OUT	0	0	DIG	Comparator C1 output.
	TOCKI	1	Ι	ST	Timer0 external clock input.
	INT2	1	Ι	ST	External interrupt 2.
	SRQ	0	0	DIG	SR latch output.
RA3/MCLR/VPP	RA3	(1)	Ι	ST	PORTA<37> data input; Programmable weak pull-up.
	MCLR	—	I	ST	Active-low Master Clear with internal pull-up.
	Vpp		I	ANA	High voltage programming input.
RA4/AN3/OSC2/	RA4	0	0	DIG	LATA<4> data output.
CLKOUT		1	Ι	TTL	PORTA<4> data input; Programmable weak pull-up.
	AN3	1	Ι	ANA	A/D input channel 3.
	OSC2	х	0	ANA	Main oscillator feedback output connection (XT, HS and LP modes).
	CLKOUT	x	0	DIG	System instruction cycle clock output.
RA5/OSC1/CLKIN/	RA5	0	0	DIG	LATA<5> data output.
T13CKI		1	I	TTL	PORTA<5> data input; Programmable weak pull-up.
	OSC1	x	Ι	ANA	Main oscillator input connection.
	CLKIN	x	I	ANA	Main clock input connection.
	T13CKI	1	I	ST	Timer1 and Timer3 external clock input.

TABLE 8-1: PORTA I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

**Note 1:** RA3 does not have a corresponding TRISA bit. This pin is always an input regardless of mode.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	260
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	257
INTCON2	RABPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RABIP	257
IOCA	—	_	IOCA5	IOCA4	IOCA3 <sup>(2)</sup>	IOCA2	IOCA1	IOCA0	260
LATA	_		LATA5 <sup>(1)</sup>	LATA4 <sup>(1)</sup>	_	LATA2	LATA1	LATA0	260
PORTA	—	_	RA5 <sup>(1)</sup>	RA4 <sup>(1)</sup>	RA3 <sup>(2)</sup>	RA2	RA1	RA0	260
SLRCON	—	_	_	_	—	SLRC	SLRB	SLRA	260
TRISA	—		TRISA5 <sup>(1)</sup>	TRISA4 <sup>(1)</sup>	—	TRISA2	TRISA1	TRISA0	260
WPUA	_		WPUA5	WPUA4	WPUA3 <sup>(2)</sup>	WPUA2	WPUA1	WPUA0	257

#### TABLE 8-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

**Note 1:** RA<5:4> and their associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

2: Implemented only when Master Clear functionality is disabled (MCLRE Configuration bit = 0).

#### 8.2 PORTB, TRISB and LATB Registers

PORTB is an 4-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., disable the output driver). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin).

The PORTB Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

EXAMPLE 8-2: INITIALIZING PORTB

CLRF	PORTB	;	Initialize PORTB by
		;	clearing output
		;	data latches
CLRF	LATB	;	Alternate method
		;	to clear output
		;	data latches
MOVLW	OFOh	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISB	;	Set RB<7:4> as outputs

All PORTB pins are individually configurable as interrupt-on-change pins. Control bits in the IOCB register enable (when set) or disable (when clear) the interrupt function for each pin.

When set, the RABIE bit of the INTCON register enables interrupts on all pins which also have their corresponding IOCB bit set. When clear, the RABIE bit disables all interrupt-on-changes.

Only pins configured as inputs can cause this interrupt to occur (i.e., any pin configured as an output is excluded from the interrupt-on-change comparison).

For enabled interrupt-on-change pins, the values are compared with the old value latched on the last read of PORTB. The 'mismatch' outputs of the last read are OR'd together to set the PORTB Change Interrupt flag bit (RABIF) in the INTCON register.

This interrupt can wake the device from the Sleep mode, or any of the Idle modes. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB to clear the mismatch condition (except when PORTB is the source or destination of a MOVFF instruction).
- b) Clear the flag bit, RABIF.

A mismatch condition will continue to set the RABIF flag bit. Reading or writing PORTB will end the mismatch condition and allow the RABIF bit to be cleared. The latch holding the last read value is not affected by a MCLR nor Brown-out Reset. After either one of these Resets, the RABIF flag will continue to be set if a mismatch is present.

Changes on one pin may not be seen while servicing changes on another pin.
---

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

All PORTB pins have individually controlled weak internal pull-up. When set, each bit of the WPUB register enables the corresponding pin pull-up. When cleared, the RABPU bit of the INTCON2 register enables pullups on all pins which also have their corresponding WPUB bit set. When set, the RABPU bit disables all weak pull-ups. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Note: On a Power-on Reset, RB<5:4> are configured as analog inputs by default and read as '0'.

#### REGISTER 8-6: PORTB: PORTB REGISTER

R/W-x	R/W-x	R/W-x R/W-		U-0	U-0	U-0	U-0
RB7	RB6	RB5	RB4	—	—	—	_
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-4		ORTB I/O Pin bi	t				
	1 = Port pin i						
	0 = Port pin i	S S VIL					

bit 3-0 Unimplemented: Read as '0'

#### REGISTER 8-7: TRISB: PORTB TRI-STATE REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	U-0	U-0
TRISB7	TRISB6	TRISB5	TRISB4	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4 **TRISB<7:4>:** PORTB Tri-State Control bit 1 = PORTB pin configured as an input (tri-stated) 0 = PORTB pin configured as an output

#### bit 3-0 Unimplemented: Read as '0'

#### **REGISTER 8-8: LATE: PORTE DATA LATCH REGISTER**

R/W-x	R/W-x	R/W-x	R/W-x	U-0	U-0	U-0	U-0
LATB7	LATB6	LATB5	LATB4	—	—	—	—
bit 7							bit 0

Legend:					
R = Readable bit	able bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-4 LATB<7:4>: RB<7:4> Port I/O Output Latch Register bits

bit 3-0 Unimplemented: Read as '0'

x = Bit is unknown

R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	U-0	U-0
WPUB7	WPUB7 WPUB6 WPUB5 WPUB4			—	—	—	—
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			

'0' = Bit is cleared

#### REGISTER 8-9: WPUB: WEAK PULL-UP PORTB REGISTER

'1' = Bit is set

bit 7-4	WPUB<7:4>: Weak Pull-up Enable bit
	1 = Pull-up enabled
	0 = Pull-up disabled
bit 3-0	Unimplemented: Read as '0'

-n = Value at POR

#### REGISTER 8-10: IOCB: INTERRUPT-ON-CHANGE PORTB REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
IOCB7	IOCB6	IOCB5	IOCB4	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4 **IOCB<7:4>**: Interrupt-on-change bits 1 = Interrupt-on-change enabled 0 = Interrupt-on-change disabled

bit 3-0 Unimplemented: Read as '0'

### TABLE 8-3: PORTB I/O SUMMARY

Pin	Function	TRIS Setting	I/O	I/O Type	Description			
RB4/AN10/SDI/	RB4	0	0	DIG	LATB<4> data output.			
SDA		1	Ι	TTL	PORTB<4> data input; Programmable weak pull-up.			
	AN10	1	Ι	ANA	ADC input channel 10.			
	SDI	1	Ι	ST	SPI data input (MSSP module).			
	SDA			I <sup>2</sup> C™ data output (MSSP module).				
		1	I	I <sup>2</sup> C	I <sup>2</sup> C <sup>™</sup> data input (MSSP module); input type depends on module setting.			
RB5/AN11/RX/DT	RB5	0	0	DIG	LATB<5> data output.			
		1	Ι	TTL	PORTB<5> data input; Programmable weak pull-up.			
	AN11	1	Ι	ANA	A ADC input channel 11.			
	RX	1	Ι	ST	Asynchronous serial receive data input (USART module).			
	DT	1	0	DIG	Synchronous serial data output (USART module); takes priority over PORT data.			
		1	I	ST	Synchronous serial data input (USART module). User must configure as an input.			
RB6/SCK/SCL	RB6	0	0	DIG	LATB<6> data output.			
		1	Ι	TTL	PORTB<6> data input; Programmable weak pull-up.			
	SCK	0	0	DIG	SPI clock output (MSSP module).			
		1	Ι	ST	SPI clock input (MSSP module).			
	SCL	0	0	DIG	I <sup>2</sup> C <sup>™</sup> clock output (MSSP module).			
		1	I	I <sup>2</sup> C	I <sup>2</sup> C <sup>™</sup> clock input (MSSP module); input type depends on module setting.			
RB7/TX/CK	RB7	0	0	DIG	LATB<7> data output.			
		1	Ι	TTL	PORTB<7> data input; Programmable weak pull-up.			
	TX	1	0	DIG	Asynchronous serial transmit data output (USART module).			
	СК	1	0	DIG	Synchronous serial clock output (USART module).			
		1	I	ST	Synchronous serial clock input (USART module).			

**Legend:** DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output;  $I^2C$  = Schmitt Trigger input with  $I^2C$ ; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
ANSELH	—	—	—	_	ANS11	ANS10	ANS9	ANS8	260
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	257
INTCON2	RABPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	—	RABIP	257
IOCB	IOCB7	IOCB6	IOCB5	IOCB4					260
LATB	LATB7	LATB6	LATB5	LATB4	_	_	—	_	260
PORTB	RB7	RB6	RB5	RB4	_	—	_	_	260
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	259
SLRCON	—	—	—	_	_	SLRC	SLRB	SLRA	260
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	258
TRISB	TRISB7	TRISB6	TRISB5	TRISB4		—	_	_	260
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	259
WPUB	WPUB7	WPUB6	WPUB5	WPUB4		_		-	260

#### TABLE 8-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by PORTB.

## 8.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., disable the output driver). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin).

The PORTC Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

All the pins on PORTC are implemented with Schmitt Trigger input buffer. Each pin is individually configurable as an input or output.

Note:	On a Power-on Reset, RC<7:6> and
	RC<3:0> are configured as analog inputs
	and read as '0'.

#### EXAMPLE 8-3: INITIALIZING PORTC

CLRF PORTC	; Initialize PORTC by
	; clearing output
	; data latches
CLRF LATC	; Alternate method
	; to clear output
	; data latches
MOVLW 0CFh	; Value used to
	; initialize data
	; direction
MOVWF TRISC	; Set RC<3:0> as inputs
	; RC<5:4> as outputs
	; RC<7:6> as inputs

# REGISTER 8-11: PORTC: PORTC REGISTER

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| RC7   | RC6   | RC5   | RC4   | RC3   | RC2   | RC1   | RC0   |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 RC<7:0>: PORTC I/O Pin bits

1 = Port pin is > VIH 0 = Port pin is < VIL

#### REGISTER 8-12: TRISC: PORTC TRI-STATE REGISTER

| R/W-1  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output

TRISC<7:0>: PORTC Tri-State Control bits

# REGISTER 8-13: LATC: PORTC DATA LATCH REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0
bit 7		•				•	bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 7-0 LATC<7:0>: RB<7:0> Port I/O Output Latch Register bits

Pin	Function	TRIS Setting	I/O	I/O Type	Description
RC0/AN4/C2IN+	RC0	0	0	DIG	LATC<0> data output.
		1	I	ST	PORTC<0> data input.
	AN4	1	I	ANA	A/D input channel 4.
	C2IN+	1	I	ANA	Comparators C2 non-inverting input.
RC1/AN5/	RC1	0	0	DIG	LATC<1> data output.
C12IN1-		1	Ι	ST	PORTC<1> data input.
	AN5	1	Ι	ANA	A/D input channel 5.
	C12IN1-	1	Ι	ANA	Comparators C1 and C2 inverting input, channel 1.
RC2/AN6/	RC2	0	0	DIG	LATC<2> data output.
C12IN2-		1	Ι	ST	PORTC<2> data input.
	AN6	1	Ι	ANA	A/D input channel 6.
	C12IN2-	1	-	ANA	Comparators C1 and C2 inverting input, channel 2.
	P1D	0	0	DIG	ECCP1 Enhanced PWM output, channel D.
RC3/AN7/	RC3	0	0	DIG	LATC<3> data output.
C12IN3-/P1C/ PGM		1	-	ST	PORTC<3> data input.
PGM	AN7	1	-	ANA	A/D input channel 7.
	C12IN3-	1	-	ANA	Comparators C1 and C2 inverting input, channel 3.
	P1C	0	0	DIG	ECCP1 Enhanced PWM output, channel C.
	PGM	х	Ι	ST	Single-Supply Programming mode entry (ICSP™). Enabled by LVP Configuration bit; all other pin functions disabled.
RC4/C2OUT/P1B	RC4	0	0	DIG	LATC<4> data output.
		1	Ι	ST	PORTC<4> data input.
	C2OUT	0	0	DIG	Comparator 2 output.
	P1B	0	0	DIG	ECCP1 Enhanced PWM output, channel B.
RC5/CCP1/P1A	RC5	0	0	DIG	LATC<5> data output.
		1	Ι	ST	PORTC<5> data input.
	CCP1	0	0	DIG	ECCP1 compare or PWM output.
		1	Ι	ST	ECCP1 capture input.
	P1A	0	0	DIG	ECCP1 Enhanced PWM output, channel A.
RC6/AN8/SS	RC6	0	0	DIG	LATC<6> data output.
		1	I	ST	PORTC<6> data input.
	AN8	1	I	ANA	A/D input channel 8.
	SS	1	I	TTL	Slave select input for SSP (MSSP module)
RC7/AN9/SDO	RC7	0	0	DIG	LATC<7> data output.
		1	Ι	ST	PORTC<7> data input.
	AN9	1	Ι	ANA	A/D input channel 9.
	SDO	0	0	DIG	SPI data output (MSSP module).

## TABLE 8-5:PORTC I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	260
ANSELH	_	-	_	-	ANS11	ANS10	ANS9	ANS8	260
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	259
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	259
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	<b>INT0IF</b>	RABIF	257
INTCON2	RABPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RABIP	257
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	—	INT2IF	INT1IF	257
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	260
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	260
PSTRCON	_	-	_	STRSYNC	STRD	STRC	STRB	STRA	259
VREFCON1	D1EN	D1LPS	DAC1OE		D1PSS1	D1PSS0		D1NSS	259
SLRCON	_	-	_	-	_	SLRC	SLRB	SLRA	260
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	258
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	260
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	258
T3CON	RD16		T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	259

#### TABLE 8-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

# 8.4 Port Analog Control

Some port pins are multiplexed with analog functions such as the Analog-to-Digital Converter and comparators. When these I/O pins are to be used as analog inputs it is necessary to disable the digital input buffer to avoid excessive current caused by improper biasing of the digital input. Individual control of the digital input buffers on pins which share analog functions is provided by the ANSEL and ANSELH registers. Setting an ANSx bit high will disable the associated digital input buffer and cause all reads of that pin to return '0' while allowing analog functions of that pin to operate correctly.

The state of the ANSx bits has no affect on digital output functions. A pin with the associated TRISx bit clear and ANSx bit set will still operate as a digital output but the Input mode will be analog.

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ANS7  | ANS6  | ANS5  | ANS4  | ANS3  | ANS2  | ANS1  | ANS0  |
| bit 7 |       |       |       |       |       |       | bit 0 |

REGISTER 8-14: ANSEL: ANALOG SELECT REGISTER	
--	--

Legend:						
R = Readable bit W = Writable bit		W = Writable bit	U = Unimplemented bit	oit, read as '0'		
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
bit 7	<b>ANS7:</b> R	C3 Analog Select Control bit				
	1 = Digita	al input buffer of RC3 is disabled al input buffer of RC3 is enabled				
bit 6	1 = Digita	C2 Analog Select Control bit al input buffer of RC2 is disabled al input buffer of RC2 is enabled				
bit 5	1 = Digita	C1 Analog Select Control bit al input buffer of RC1 is disabled al input buffer of RC1 is enabled				
bit 4	1 = Digita	C0 Analog Select Control bit al input buffer of RC0 is disabled al input buffer of RC0 is enabled				
bit 3	1 = Digita	A4 Analog Select Control bit al input buffer of RA4 is disabled al input buffer of RA4 is enabled				
bit 2	1 = Digita	A2 Analog Select Control bit al input buffer of RA2 is disabled al input buffer of RA2 is enabled				
bit 1	<b>ANS1:</b> R 1 = Digita	A1 Analog Select Control bit al input buffer of RA1 is disabled al input buffer of RA1 is enabled				
bit 0	1 = Digita	A0 Analog Select Control bit al input buffer of RA0 is disabled al input buffer of RA0 is enabled				

U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1
_	_	—	_	ANS11	ANS10	ANS9	ANS8
bit 7	ł						bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-4	Unimplemen	ted: Read as '	0'				
bit 3	ANS11: RB5	Analog Select	Control bit				
	1 = Digital inp	out buffer of RB	5 is disabled				
	0 = Digital inp	out buffer of RB	5 is enabled				
bit 2	ANS10: RB4	Analog Select	Control bit				
	1 = Digital inp	out buffer of RB	4 is disabled				
	0 = Digital inp	out buffer of RB	4 is enabled				
bit 1	ANS9: RC7 A	Analog Select C	Control bit				
1 = Digital input buffer of RC7 is disabled							
	0 = Digital inp	out buffer of RC	7 is enabled				
bit 0	ANS8: RC6 A						
	• .	out buffer of RC					
	0 = Digital inp	out buffer of RC	6 is enabled				

#### 8.5 Port Slew Rate Control

The output slew rate of each port is programmable to select either the standard transition rate or a reduced transition rate of 0.1 times the standard to minimize EMI. The reduced transition time is the default slew rate for all ports.

#### REGISTER 8-16: SLRCON: SLEW RATE CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	
_	_	—	_	—	SLRC	SLRB	SLRA	
bit 7							bit C	
Legend:								
R = Reada	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	
bit 7-3	Unimplemen	ted: Read as '	)'					
bit 2	SLRC: PORTC Slew Rate Control bit							
		s on PORTC sl s on PORTC sl		es the standard idard rate	rate			
bit 1	SI BB: PORTR Slew Rate Control bit							

bit 1	SLRB: PORTB Slew Rate Control bit
	1 = All outputs on PORTB slew at 0.1 times the standard rate
	0 = All outputs on PORTB slew at the standard rate
bit 0	SLRA: PORTA Slew Rate Control bit
	1 All sutmits as DODTA slave at 0.4 times at the standard rate (1

1 = All outputs on PORTA slew at 0.1 times the standard rate<sup>(1)</sup>

0 = All outputs on PORTA slew at the standard rate

Note 1: The slew rate of RA4 defaults to standard rate when the pin is used as CLKOUT.

# 9.0 TIMER0 MODULE

The Timer0 module incorporates the following features:

- Software selectable operation as a timer or counter in both 8-bit or 16-bit modes
- · Readable and writable registers
- Dedicated 8-bit, software programmable
   prescaler
- Selectable clock source (internal or external)
- Edge select for external clock
- · Interrupt-on-overflow

The T0CON register (Register 9-1) controls all aspects of the module's operation, including the prescale selection. It is both readable and writable.

A simplified block diagram of the Timer0 module in 8-bit mode is shown in Figure 9-1. Figure 9-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

#### **REGISTER 9-1:** TOCON: TIMERO CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0

Legend:								
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit	read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared	'0' = Bit is cleared x = Bit is unknown				
bit 7	TMPOOL	N: Timer0 On/Off Control bit						
		les Timer0						
	0 = Stop							
bit 6	-	Timer0 8-bit/16-bit Control bi	it					
Site	1 = Time	er0 is configured as an 8-bit t er0 is configured as a 16-bit t	imer/counter					
bit 5 <b>TOCS</b> : Timer0 Clock Source Select bit			it					
	<ul><li>1 = Transition on T0CKI pin</li><li>0 = Internal instruction cycle clock (CLKOUT)</li></ul>							
bit 4	TOSE: Ti	T0SE: Timer0 Source Edge Select bit						
	1 = Incre	ement on high-to-low transition	on on TOCKI pin					
	0 = Incre	ement on low-to-high transition	on on TOCKI pin					
bit 3	PSA: Tir	ner0 Prescaler Assignment b	bit					
			d. Timer0 clock input bypasse ner0 clock input comes from p	•				
bit 2-0	T0PS<2	:0>: Timer0 Prescaler Select	bits					
	111 = 1:256 prescale value							
		110 = 1:128 prescale value						
		64 prescale value						
		32 prescale value						
		16 prescale value 8 prescale value						
		4 prescale value						
		2 prescale value						

# 9.1 Timer0 Operation

Timer0 can operate as either a timer or a counter; the mode is selected with the T0CS bit of the T0CON register. In Timer mode (T0CS = 0), the module increments on every clock by default unless a different prescaler value is selected (see Section 9.3 "Prescaler"). Timer0 incrementing is inhibited for two instruction cycles following a TMR0 register write. The user can work around this by adjusting the value written to the TMR0 register to compensate for the anticipated missing increments.

The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments either on every rising or falling edge of the T0CKI pin. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE of the T0CON register; clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.


An external clock source can be used to drive Timer0; however, it must meet certain requirements (see Table 25-6) to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

#### 9.2 Timer0 Reads and Writes in 16-Bit Mode

TMR0H is not the actual high byte of Timer0 in 16-bit mode; it is actually a buffered version of the real high byte of Timer0 which is neither directly readable nor writable (refer to Figure 9-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without the need to verify that the read of the high and low byte were valid. Invalid reads could otherwise occur due to a rollover between successive reads of the high and low byte.


Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. Writing to TMR0H does not directly affect Timer0. Instead, the high byte of Timer0 is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

#### FIGURE 9-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)



Note: Upon Reset, Timer0 is enabled in 8-bit mode with clock input from T0CKI max. prescale.





## 9.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable; its value is set by the PSA and T0PS<2:0> bits of the T0CON register which determine the prescaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When the prescaler is assigned, prescale values from 1:2 through 1:256 in integer power-of-2 increments are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0 will clear the prescaler
	count but will not change the prescaler
	assignment.

#### 9.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution.

# 9.4 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit of the INTCON register. Before re-enabling the interrupt, the TMR0IF bit must be cleared by software in the Interrupt Service Routine.

Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	257
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	260
TMR0H	Timer0 Register, High Byte							258	
TMR0L Timer0 Register, Low Byte								258	
TRISA	—	—	TRISA5	TRISA4	—	TRISA2	TRISA1	TRISA0	260
TOCON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	258

**Legend:** Shaded cells are not used by Timer0.

NOTES:

# 10.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates the following features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable internal or external clock source and Timer1 oscillator options
- Interrupt-on-overflow
- Reset on CCP Special Event Trigger
- Device clock status flag (T1RUN)

A simplified block diagram of the Timer1 module is shown in Figure 10-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 10-2.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

Timer1 is controlled through the T1CON Control register (Register 10-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON of the T1CON register.

## REGISTER 10-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

Legend: R = Readable b	oit W = Writable bit	11 - Unimplomonted hit	road as '0'				
		-	= Unimplemented bit, read as '0'				
-n = Value at P	OR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknowr				
	PD40 40 LT D MALTE MALE	.11.19					
bit 7	RD16: 16-bit Read/Write Mode Ena						
	<ul><li>1 = Enables register read/write of</li><li>0 = Enables register read/write of</li></ul>	-					
bit 6	T1RUN: Timer1 System Clock Stat	us bit					
	<ul><li>1 = Main system clock is derived f</li><li>0 = Main system clock is derived f</li></ul>						
bit 5-4	T1CKPS<1:0>: Timer1 Input Clock	Prescale Select bits					
	11 = 1:8 Prescale value	= 1:8 Prescale value					
	10 = 1:4 Prescale value						
	01 = 1:2 Prescale value 00 = 1:1 Prescale value						
bit 3	<b>TIOSCEN:</b> Timer1 Oscillator Enab	le hit					
bit o	1 = Timer1 oscillator is enabled						
	0 = Timer1 oscillator is shut off						
	The oscillator inverter and feedbac	k resistor are turned off to elimin	ate power drain.				
bit 2	T1SYNC: Timer1 External Clock In	put Synchronization Select bit					
	When TMR1CS = 1:						
	1 = Do not synchronize external clo						
	0 = Synchronize external clock inp	ut					
	<u>When TMR1CS = 0:</u> This bit is ignored. Timer1 uses the	internal clock when TMR1CS =	0				
bit 1	TMR1CS: Timer1 Clock Source Se		0.				
DICI	1 = External clock from the T13Ck						
	0 = Internal clock (Fosc/4)	a pin (on the fising edge)					
bit 0	TMR10N: Timer1 On bit						
	1 = Enables Timer1						
	0 = Stops Timer1						


#### 10.1 Timer1 Operation

Timer1 can operate in one of the following modes:


- Timer
- Synchronous Counter
- · Asynchronous Counter

The operating mode is determined by the clock select bit, TMR1CS of the T1CON register. When TMR1CS is cleared (= 0), Timer1 increments on every internal instruction cycle (Fosc/4). When the bit is set, Timer1 increments on every rising edge of either the Timer1 external clock input or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled, the digital circuitry associated with the OSC1 and OSC2 pins is disabled. This means the values of TRISA<5:4> are ignored and the pins are read as '0'.



#### FIGURE 10-1: TIMER1 BLOCK DIAGRAM



#### 10.2 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 10-2). When the RD16 control bit of the T1CON register is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16 bits of Timer1 without the need to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover or carry between reads.

Writing to TMR1H does not directly affect Timer1. Instead, the high byte of Timer1 is updated with the contents of TMR1H when a write occurs to TMR1L. This allows all 16 bits of Timer1 to be updated at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

#### 10.3 Clock Source Selection

The TMR1CS bit of the T1CON register is used to select the clock source. When TMR1CS = 0, the clock source is Fosc/4. When TMR1CS = 1, the clock source is supplied externally.

Clock Source	T1OSCEN	FOSC Mode	TMR1CS
Fosc/4	Х	XXX	0
T1CKI pin	0	XXX	1
T1LPOSC	1	LP or INTOSCIO	1

#### 10.3.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

#### 10.3.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When counting, Timer1 is incremented on the rising edge of the external clock input T1CKI. In addition, the Counter mode clock can be synchronized to the microcontroller system clock or run asynchronously. If an external clock oscillator is needed (and the microcontroller is using the INTOSC without CLKOUT), Timer1 can use the LP oscillator as a clock source.

Note:	In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
	Timer1 enabled after POR
	<ul> <li>Write to TMR1H or TMR1L</li> </ul>


- Timer1 is disabled
- Timer1 is disabled (TMR1ON 0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low.

Note: See Figure 9-2.


#### 10.4 Timer1 Oscillator

An on-chip crystal oscillator circuit is incorporated between pins OSC1 (input) and OSC2 (amplifier output). It is enabled by setting the Timer1 Oscillator Enable bit, T1OSCEN of the T1CON register. The oscillator is a low-power circuit rated for 32 kHz crystals. It will continue to run during all power-managed modes. The circuit for a typical LP oscillator is shown in Figure 10-3. Table 10-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is shared with the system LP oscillator. Thus, Timer1 can use this mode only when the primary system clock is derived from the internal oscillator or when the oscillator is in the LP mode. The user must provide a software time delay to ensure proper oscillator start-up.



#### EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR



# TABLE 10-1:CAPACITOR SELECTION FOR<br/>THE TIMER OSCILLATOR

	1	1	
Osc Type	Freq.	C1	C2
LP	32 kHz	27 pF <sup>(1)</sup>	27 pF <sup>(1)</sup>
Note 1:	ues only as a the oscillator		
2:	Higher capacita of the oscillate start-up time.		
3:	Since each rescharacteristics the resonator appropriate va components.	, the user sh /crystal manu	ould consult ufacturer for
4:	Capacitor valu only.	es are for des	ign guidance

## 10.5 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow, which is latched in the TMR1IF interrupt flag bit of the PIR1 register. This interrupt can be enabled or disabled by setting or clearing the TMR1IE Interrupt Enable bit of the PIE1 register.

# 10.6 Resetting Timer1 Using the CCP Special Event Trigger

If either of the CCP modules is configured to use Timer1 and generate a Special Event Trigger in Compare mode (CCP1M<3:0> or CCP2M<3:0> = 1011), this signal will reset Timer1. The trigger from CCP2 will also start an A/D conversion if the A/D module is enabled (see **Section 13.3.4 "Special Event Trigger"** for more information).

The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPRH:CCPRL register pair effectively becomes a period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special Event Trigger, the write operation will take precedence.

Note: The Special Event Triggers from the CCP2 module will not set the TMR1IF interrupt flag bit of the PIR1 register.

# 10.7 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 10.4 "Timer1 Oscillator"** above) gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 10-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow triggers the interrupt and calls the routine, which increments the seconds counter by one; additional counters for minutes and hours are incremented on overflows of the less significant counters.

Since the register pair is 16 bits wide, a 32.768 kHz clock source will take 2 seconds to count up to overflow. To force the overflow at the required one-second intervals, it is necessary to preload it; the simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1), as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

DEC'

#### EXAMPLE 10-1: IMPLEMENTING A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE

RTCinit			
	MOVLW	80h	; Preload TMR1 register pair
	MOVWF	TMR1H	; for 1 second overflow
	CLRF	TMR1L	
	MOVLW	b'00001111'	; Configure for external clock,
	MOVWF	T1CON	; Asynchronous operation, external oscillator
	CLRF	secs	; Initialize timekeeping registers
	CLRF	mins	;
	MOVLW	.12	
	MOVWF	hours	
	BSF	PIE1, TMR1IE	; Enable Timer1 interrupt
	RETURN		
RTCisr			
	BSF	TMR1H, 7	; Preload for 1 sec overflow
	BCF	PIR1, TMR1IF	; Clear interrupt flag
	INCF	secs, F	; Increment seconds
	MOVLW	.59	; 60 seconds elapsed?
	CPFSGT	secs	
	RETURN		; No, done
	CLRF	secs	; Clear seconds
	INCF	mins, F	; Increment minutes
	MOVLW	.59	; 60 minutes elapsed?
	CPFSGT	mins	
	RETURN		; No, done
	CLRF	mins	; clear minutes
	INCF	hours, F	; Increment hours
	MOVLW	.23	; 24 hours elapsed?
	CPFSGT	hours	
	RETURN		; No, done
	CLRF	hours	; Reset hours
	RETURN		; Done

#### TABLE 10-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	<b>GIE/GIEH</b>	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	257
IPR1	_	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	260
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	260
PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	260
TMR1H	Timer1 Register, High Byte								258
TMR1L	Timer1 Register, Low Byte								258
TRISA	_		TRISA5	TRISA4	—	TRISA2	TRISA1	TRISA0	260
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	258

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

# 11.0 TIMER2 MODULE

The Timer2 module timer incorporates the following features:

- 8-bit timer and period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- Interrupt on TMR2-to-PR2 match
- Optional use as the shift clock for the MSSP module

The module is controlled through the T2CON register (Register 11-1), which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON of the T2CON register, to minimize power consumption.

A simplified block diagram of the module is shown in Figure 11-1.

# 11.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (Fosc/4). A 4-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by-16 prescale options; these are selected by the prescaler control bits, T2CKPS<1:0> of the T2CON register. The value of TMR2 is compared to that of the period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see **Section 11.2 "Timer2 Interrupt"**).

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, whereas the PR2 register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- · a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

## REGISTER 11-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
L			

bit 7	Unimplemented: Read as '0'
bit 6-3	T2OUTPS<3:0>: Timer2 Output Postscale Select bits
	0000 = 1:1 Postscale
	0001 = 1:2 Postscale
	•
	•
	•
	1111 = 1:16 Postscale
bit 2	TMR2ON: Timer2 On bit
	1 = Timer2 is on
	0 = Timer2 is off
bit 1-0	T2CKPS<1:0>: Timer2 Clock Prescale Select bits
	00 = Prescaler is 1
	01 = Prescaler is 4
	1x = Prescaler is 16

#### 11.2 **Timer2** Interrupt


Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2-to-PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF of the PIR1 register. The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE of the PIE1 register.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0> of the T2CON register.

#### 11.3 **Timer2 Output**

The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in Section 14.0 "Master Synchronous Serial Port (MSSP) Module".



#### FIGURE 11-1: **TIMER2 BLOCK DIAGRAM**

#### TABLE 11-1: **REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER**

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RABIE	TMR0IF	INT0IF	RABIF	257
IPR1	—	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	260
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	260
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	260
PR2	Timer2 Period Register								
TMR2	Timer2 Register								258
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	258

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

## 12.0 TIMER3 MODULE

The Timer3 module timer/counter incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR3H and TMR3L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- · Module Reset on CCP Special Event Trigger

A simplified block diagram of the Timer3 module is shown in Figure 12-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 12-2.

The Timer3 module is controlled through the T3CON register (Register 12-1). It also selects the clock source options for the CCP modules (see **Section 13.1.1** "**CCP Module and Timer Resources**" for more information).

#### REGISTER 12-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	—	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
bit 7							bit 0

R = Readab	le bit	W = Writable bit	U = Unimplemented bit,	read as '0'	
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknowr	
bit 7	1 = Enal	6-bit Read/Write Mode Enabl bles register read/write of Tim bles register read/write of Tim	er3 in one 16-bit operation		
bit 6		emented: Read as '0'			
bit 5-4	•	<1:0>: Timer3 Input Clock P	rescale Select bits		
	10 = 1:4 01 = 1:2	Prescale value Prescale value Prescale value Prescale value			
bit 3	1 = Tin	Timer3 and Timer1 to CCP ner3 is the clock source for conner1 is the clock source for conner1	ompare/capture of ECCP1		
bit 2	(Not usa <u>When Ti</u> 1 = Do r 0 = Syno <u>When Ti</u>	Timer3 External Clock Inpu ble if the device clock comes <u>MR3CS = 1:</u> not synchronize external clock chronize external clock input <u>MR3CS = 0:</u> is ignored. Timer3 uses the in	from Timer1/Timer3.)	· 0.	
bit 1	<ul> <li>TMR3CS: Timer3 Clock Source Select bit</li> <li>1 = External clock input from Timer1 oscillator or T13CKI (on the rising edge after the first falling edge)</li> <li>0 = Internal clock (Fosc/4)</li> </ul>				
bit 0	<b>TMR3O</b> 1 = Enal	N: Timer3 On bit bles Timer3 s Timer3			


#### 12.1 Timer3 Operation

Timer3 can operate in one of three modes:


- Timer
- Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR3CS of the T3CON register. When TMR3CS is cleared (= 0), Timer3 increments on every internal instruction cycle (Fosc/4). When the bit is set, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

As with Timer1, the digital circuitry associated with the OSC1 and OSC2 pins is disabled when the Timer1 oscillator is enabled. This means the values of TRISA<5:4> are ignored and the pins are read as '0'.



#### FIGURE 12-1: TIMER3 BLOCK DIAGRAM



#### 12.2 Timer3 16-Bit Read/Write Mode

Timer3 can be configured for 16-bit reads and writes (see Figure 12-2). When the RD16 control bit of the T3CON register is set, the address for TMR3H is mapped to a buffer register for the high byte of Timer3. A read from TMR3L will load the contents of the high byte of Timer3 into the Timer3 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer3 must also take place through the TMR3H Buffer register. The Timer3 high byte is updated with the contents of TMR3H when a write occurs to TMR3L. This allows a user to write all 16 bits to both the high and low bytes of Timer3 at once.

The high byte of Timer3 is not directly readable or writable in this mode. All reads and writes must take place through the Timer3 High Byte Buffer register.

Writes to TMR3H do not clear the Timer3 prescaler. The prescaler is only cleared on writes to TMR3L.

#### 12.3 Using the Timer1 Oscillator as the Timer3 Clock Source

The Timer1 internal oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN bit of the T1CON register. To use it as the Timer3 clock source, the TMR3CS bit must also be set. As previously noted, this also configures Timer3 to increment on every rising edge of the oscillator source.

The Timer1 oscillator is described in Section 10.0 "Timer1 Module".

#### 12.4 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and overflows to 0000h. The Timer3 interrupt, if enabled, is generated on overflow and is latched in interrupt flag bit, TMR3IF of the PIR2 register. This interrupt can be enabled or disabled by setting or clearing the Timer3 Interrupt Enable bit, TMR3IE of the PIE2 register.

#### 12.5 Resetting Timer3 Using the CCP Special Event Trigger

If CCP1 module is configured to use Timer3 and to generate a Special Event Trigger in Compare mode (CCP1M<3:0>), this signal will reset Timer3. It will also start an A/D conversion if the A/D module is enabled (see **Section 16.2.8 "Special Event Trigger"** for more information).

The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPR1H:CCPR1L register pair effectively becomes a period register for Timer3.

If Timer3 is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timer3 coincides with a Special Event Trigger from a CCP module, the write will take precedence.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	257
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCLIP		TMR3IP	_	260
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCLIE	_	TMR3IE	_	260
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCLIF		TMR3IF	—	260
TMR3H	Timer3 Reg	gister, High E	Byte						259
TMR3L	Timer3 Reg	gister, Low B	yte						259
TRISA	_		TRISA5	TRISA4	_	TRISA2	TRISA1	TRISA0	260
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	258
T3CON	RD16	—	T3CKPS1	T3CKPS0	T3CCP1	<b>T3SYNC</b>	TMR3CS	TMR3ON	259

#### TABLE 12-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Timer3 module.

### 13.0 ENHANCED CAPTURE/COMPARE/PWM (ECCP) MODULE

PIC18F1XK22/LF1XK22 devices have one ECCP (Capture/Compare/PWM) module. The module contains a 16-bit register which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register.

CCP1 is implemented as a standard CCP module with enhanced PWM capabilities. These include:

- Provision for 2 or 4 output channels
- Output steering
- · Programmable polarity
- Programmable dead-band control
- · Automatic shutdown and restart

The enhanced features are discussed in detail in Section 13.4 "PWM (Enhanced Mode)".

### REGISTER 13-1: CCP1CON: ENHANCED CAPTURE/COMPARE/PWM CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	P1M<1:0>: Enhanced PWM Output Configuration bits						
	<u>If CCP1M&lt;3:2&gt; = 00, 01, 10:</u>						
	xx = P1A assigned as Capture/Compare input/output; P1B, P1C, P1D assigned as port pins						
	<u>If CCP1M&lt;3:2&gt; = 11:</u>						
	00 = Single output: P1A, P1B, P1C and P1D controlled by steering (See Section 13.4.7 "Pulse Steering Mode").						
	<ul> <li>01 = Full-bridge output forward: P1D modulated; P1A active; P1B, P1C inactive</li> <li>10 = Half-bridge output: P1A, P1B modulated with dead-band control; P1C, P1D assigned as port pins</li> <li>11 = Full-bridge output reverse: P1B modulated; P1C active; P1A, P1D inactive</li> </ul>						
bit 5-4	DC1B<1:0>: PWM Duty Cycle bit 1 and bit 0						
	Capture mode:						
	Unused.						
	Compare mode:						
	Unused.						
	PWM mode:						
	These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found in						
	CCPR1L.						
bit 3-0	CCP1M<3:0>: Enhanced CCP Mode Select bits						
	0000 = Capture/Compare/PWM off (resets ECCP module)						
	0001 = Reserved						
	0010 = Compare mode, toggle output on match						
	0011 = Reserved						
	0100 = Capture mode, every falling edge						
	0101 = Capture mode, every rising edge						
	0110 = Capture mode, every 4th rising edge						
	<ul> <li>0111 = Capture mode, every 16th rising edge</li> <li>1000 = Compare mode, initialize CCP1 pin low, set output on compare match (set CCP1IF)</li> </ul>						
	1000 = Compare mode, initialize CCP1 pin high, clear output on compare match (set CCP1 IF)						
	1010 = Compare mode, generate software interrupt only, CCP1 pin reverts to I/O state						
	1011 = Compare mode, trigger special event (ECCP resets TMR1 or TMR3, start A/D conversion, sets						
	CC1IF bit)						
	1100 = PWM mode; P1A, P1C active-high; P1B, P1D active-high						
	1101 = PWM mode; P1A, P1C active-high; P1B, P1D active-low						
	1110 = PWM mode; P1A, P1C active-low; P1B, P1D active-high						
	1111 = PWM mode; P1A, P1C active-low; P1B, P1D active-low						

In addition to the expanded range of modes available through the CCP1CON register and ECCP1AS register, the ECCP module has two additional registers associated with Enhanced PWM operation and auto-shutdown features. They are:

- PWM1CON (Dead-band delay)
- PSTRCON (output steering)

#### **13.1** ECCP Outputs and Configuration

The enhanced CCP module may have up to four PWM outputs, depending on the selected operating mode. These outputs, designated P1A through P1D, are multiplexed with I/O pins on PORTC. The outputs that are active depend on the CCP operating mode selected. The pin assignments are summarized in Table 13-2.

To configure the I/O pins as PWM outputs, the proper PWM mode must be selected by setting the P1M<1:0> and CCP1M<3:0> bits. The appropriate TRISC direction bits for the port pins must also be set as outputs.

#### 13.1.1 CCP MODULE AND TIMER RESOURCES

The CCP modules utilize Timers 1, 2 or 3, depending on the mode selected. Timer1 and Timer3 are available to modules in Capture or Compare modes, while Timer2 is available for modules in PWM mode.

# TABLE 13-1:CCP MODE – TIMER<br/>RESOURCE

CCP/ECCP Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3
PWM	Timer2

The assignment of a particular timer to a module is determined by the Timer-to-CCP enable bits in the T3CON register (Register 12-1). The interactions between the two modules are summarized in Figure 13-1. In Asynchronous Counter mode, the capture operation will not work reliably.

### 13.2 Capture Mode

In Capture mode, the CCPR1H:CCPR1L register pair captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on the corresponding CCP1 pin. An event is defined as one of the following:

- · every falling edge
- · every rising edge
- every 4th rising edge
- · every 16th rising edge

The event is selected by the mode select bits, CCP1M<3:0> of the CCP1CON register. When a capture is made, the interrupt request flag bit, CCP1IF, is set; it must be cleared by software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new captured value.

#### 13.2.1 CCP PIN CONFIGURATION

In Capture mode, the appropriate CCP1 pin should be configured as an input by setting the corresponding TRIS direction bit.

**Note:** If the CCP1 pin is configured as an output, a write to the port can cause a capture condition.

#### 13.2.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer to be used with each CCP module is selected in the T3CON register (see Section 13.1.1 "CCP Module and Timer Resources").

#### 13.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCP1IE interrupt enable bit clear to avoid false interrupts. The interrupt flag bit, CCP1IF, should also be cleared following any such change in operating mode.

#### 13.2.4 CCP PRESCALER


There are four prescaler settings in Capture mode; they are specified as part of the operating mode selected by the mode select bits (CCP1M<3:0>). Whenever the CCP module is turned off or Capture mode is disabled, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 13-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

#### EXAMPLE 13-1: CHANGING BETWEEN CAPTURE PRESCALERS

			Turn CCP module off Load WREG with the
		;	new prescaler mode
		;	value and CCP ON
MOVWF	CCP1CON	;	Load CCP1CON with
		;	this value

#### FIGURE 13-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



### 13.3 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCP1 pin can be:

- · driven high
- · driven low
- toggled (high-to-low or low-to-high)
- remain unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCP1M<3:0>). At the same time, the interrupt flag bit, CCP1IF, is set.

#### 13.3.1 CCP PIN CONFIGURATION

The user must configure the CCP1 pin as an output by clearing the appropriate TRIS bit.

Note:	Clearing the CCP1CON register will force
	the CCP1 compare output latch (depend-
	ing on device configuration) to the default
	low level. This is not the PORTC I/O
	DATA latch.

#### 13.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation will not work reliably.

#### 13.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCP1M<3:0> = 1010), the CCP1 pin is not affected. Only the CCP1IF interrupt flag is affected.


#### 13.3.4 SPECIAL EVENT TRIGGER

The CCP module is equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCP1M<3:0> = 1011).

The Special Event Trigger resets the timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPR1 registers to serve as a programmable period register for either timer.

The Special Event Trigger can also start an A/D conversion. In order to do this, the A/D converter must already be enabled.

#### FIGURE 13-2: COMPARE MODE OPERATION BLOCK DIAGRAM



### 13.4 PWM (Enhanced Mode)

The Enhanced PWM mode can generate a PWM signal on up to four different output pins with up to 10-bits of resolution. It can do this through four different PWM output modes:

- Single PWM
- Half-Bridge PWM
- Full-Bridge PWM, Forward mode
- · Full-Bridge PWM, Reverse mode

To select an Enhanced PWM mode, the P1M bits of the CCP1CON register must be set appropriately.


The PWM outputs are multiplexed with I/O pins and are designated P1A, P1B, P1C and P1D. The polarity of the PWM pins is configurable and is selected by setting the CCP1M bits in the CCP1CON register appropriately.

Table 13-1 shows the pin assignments for each Enhanced PWM mode.

Figure 13-3 shows an example of a simplified block diagram of the Enhanced PWM module.

**Note:** To prevent the generation of an incomplete waveform when the PWM is first enabled, the ECCP module waits until the start of a new PWM period before generating a PWM signal.

#### FIGURE 13-3: EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE



Note 1:	The TRIS register va	alue for each PWM output r	nust be configured appropriately.

**2:** Any pin not used by an Enhanced PWM mode is available for alternate pin functions.

#### TABLE 13-2: EXAMPLE PIN ASSIGNMENTS FOR VARIOUS PWM ENHANCED MODES

ECCP Mode	P1M<1:0>	CCP1/P1A	P1B	P1C	P1D
Single	00	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>
Half-Bridge	10	Yes	Yes	No	No
Full-Bridge, Forward	01	Yes	Yes	Yes	Yes
Full-Bridge, Reverse	11	Yes	Yes	Yes	Yes

**Note 1:** Outputs are enabled by pulse steering in Single mode. See Register 13-4.

# FIGURE 13-4: EXAMPLE PWM (ENHANCED MODE) OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

			-		- Period	
00	(Single Output)	P1A Modulated		ay <sup>(1)</sup>	Delay <sup>(1)</sup>	Į
		P1A Modulated		-		
10	(Half-Bridge)	P1B Modulated	_ :			
		P1A Active			<u>.</u>	 
01	(Full-Bridge,	P1B Inactive			1 1	1 1 1
01	Forward)	P1C Inactive			1 1 	
		P1D Modulated				
		P1A Inactive	_ :		1 1	1 1 1
11	(Full-Bridge,	P1B Modulated				
	Reverse)	P1C Active				
		P1D Inactive	:		1 1	<u> </u>
Relat		c * (PR2 + 1) * (TMR2 Pre osc * (CCPR1L<7:0>:CCP			·	

Note 1: Dead-band delay is programmed using the PWM1CON register (Section 13.4.6 "Programmable Dead-Band Delay Mode").

P1M<	1:0>	Signal	0 <b>Pulse</b> Width	<b>→</b>	PR2+1
				Period	<b>&gt;</b>
00	(Single Output)	P1A Modulated			
		P1A Modulated	Delay <sup>(1)</sup>	Delay <sup>(1)</sup>	
10	(Half-Bridge)	P1B Modulated			
		P1A Active			
01	(Full-Bridge, Forward)	P1B Inactive		I 	<u> </u>
	i orward)	P1C Inactive			I
		P1D Modulated			 I I
		P1A Inactive	' 	 	1 1 1
11	(Full-Bridge,	P1B Modulated			I
	Reverse)	P1C Active	— ı — ·		
		P1D Inactive	- :	I	   
Relat	<ul> <li>Pulse Width = To</li> </ul>	c * (PR2 + 1) * (TMR2 Pre DSC * (CCPR1L<7:0>:CCP 2 * (PWM1CON<6:0>)	scale Value) 1CON<5:4>) * (TMR2 Pres	cale Value)	'
N	ote 1: Dead-ban Mode").	d delay is programmed	using the PWM1CON regi	ster (Section 13.4.6 "Pro	ogrammable Dead-Band

#### FIGURE 13-5: EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)


#### 13.4.1 HALF-BRIDGE MODE

In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the CCP1/P1A pin, while the complementary PWM output signal is output on the P1B pin (see Figure 13-6). This mode can be used for Half-Bridge applications, as shown in Figure 13-7, or for Full-Bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in Half-Bridge power devices. The value of the PDC<6:0> bits of the PWM1CON register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See Section 13.4.6 "Programmable Dead-Band Delay Mode" for more details of the dead-band delay operations.


Since the P1A and P1B outputs are multiplexed with the PORT data latches, the associated TRIS bits must be cleared to configure P1A and P1B as outputs.

#### **FIGURE 13-6: EXAMPLE OF** HALF-BRIDGE PWM OUTPUT



2: Output signals are shown as active-high.

#### **FIGURE 13-7:** EXAMPLE OF HALF-BRIDGE APPLICATIONS



#### 13.4.2 FULL-BRIDGE MODE


In Full-Bridge mode, all four pins are used as outputs. An example of Full-Bridge application is shown in Figure 13-8.

In the Forward mode, pin CCP1/P1A is driven to its active state, pin P1D is modulated, while P1B and P1C will be driven to their inactive state as shown in Figure 13-9.


In the Reverse mode, P1C is driven to its active state, pin P1B is modulated, while P1A and P1D will be driven to their inactive state as shown Figure 13-9.

P1A, P1B, P1C and P1D outputs are multiplexed with the PORT data latches. The associated TRIS bits must be cleared to configure the P1A, P1B, P1C and P1D pins as outputs.





# PIC18F1XK22/LF1XK22



DS41365D-page 122

#### 13.4.2.1 Direction Change in Full-Bridge Mode

In the Full-Bridge mode, the P1M1 bit in the CCP1CON register allows users to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will change to the new direction on the next PWM cycle.

A direction change is initiated in software by changing the P1M1 bit of the CCP1CON register. The following sequence occurs prior to the end of the current PWM period:

- The modulated outputs (P1B and P1D) are placed in their inactive state.
- The associated unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction.
- PWM modulation resumes at the beginning of the next period.

See Figure 13-10 for an illustration of this sequence.

The Full-Bridge mode does not provide dead-band delay. As one output is modulated at a time, dead-band delay is generally not required. There is a situation where dead-band delay is required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn off time of the power switch, including the power device and driver circuit, is greater than the turn on time.


Figure 13-11 shows an example of the PWM direction changing from forward to reverse, at a near 100% duty cycle. In this example, at time t1, the output P1A and P1D become inactive, while output P1C becomes active. Since the turn off time of the power devices is longer than the turn on time, a shoot-through current will flow through power devices QC and QD (see Figure 13-8) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:

- 1. Reduce PWM duty cycle for one PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.


Other options to prevent shoot-through current may exist.

#### FIGURE 13-10: EXAMPLE OF PWM DIRECTION CHANGE



2: When changing directions, the P1A and P1C signals switch before the end of the current PWM cycle. The modulated P1B and P1D signals are inactive at this time. The length of this time is (1/Fosc) • TMR2 prescale value.

#### FIGURE 13-11: EXAMPLE OF PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE



**3:** TOFF is the turn off delay of power switch QD and its driver.

#### 13.4.3 START-UP CONSIDERATIONS

When any PWM mode is used, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins.

Note:	When the microcontroller is released from
	Reset, all of the I/O pins are in the
	high-impedance state. The external cir-
	cuits must keep the power switch devices
	in the Off state until the microcontroller
	drives the I/O pins with the proper signal
	levels or activates the PWM output(s).

The CCP1M<1:0> bits of the CCP1CON register allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pin output drivers are enabled. Changing the polarity configuration while the PWM pin output drivers are enable is not recommended since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pin output drivers at the same time as the Enhanced PWM modes may cause damage to the application circuit. The Enhanced PWM modes must be enabled in the proper Output mode and complete a full PWM cycle before enabling the PWM pin output drivers. The completion of a full PWM cycle is indicated by the TMR2IF bit of the PIR1 register being set as the second PWM period begins.

#### 13.4.4 ENHANCED PWM AUTO-SHUTDOWN MODE

The PWM mode supports an Auto-Shutdown mode that will disable the PWM outputs when an external shutdown event occurs. Auto-Shutdown mode places the PWM output pins into a predetermined state. This mode is used to help prevent the PWM from damaging the application.

The auto-shutdown sources are selected using the ECCPAS<2:0> bits of the ECCPAS register. A shutdown event may be generated by:

- A logic '0' on the INT0 pin
- A logic '1' on a comparator (Cx) output

A shutdown condition is indicated by the ECCPASE (Auto-Shutdown Event Status) bit of the ECCPAS register. If the bit is a '0', the PWM pins are operating normally. If the bit is a '1', the PWM outputs are in the shutdown state.

When a shutdown event occurs, two things happen:

The ECCPASE bit is set to '1'. The ECCPASE will remain set until cleared in firmware or an auto-restart occurs (see **Section 13.4.5 "Auto-Restart Mode"**).

The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs [P1A/P1C] and [P1B/P1D]. The state of each pin pair is determined by the PSSAC and PSSBD bits of the ECCPAS register. Each pin pair may be placed into one of three states:

- Drive logic '1'
- Drive logic '0'
- Tri-state (high-impedance)

#### REGISTER 13-2: ECCP1AS: ENHANCED CAPTURE/COMPARE/PWM AUTO-SHUTDOWN CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown


bit 7	ECCPASE: ECCP Auto-Shutdown Event Status bit
	<ul><li>1 = A shutdown event has occurred; ECCP outputs are in shutdown state</li><li>0 = ECCP outputs are operating</li></ul>
bit 6-4	ECCPAS<2:0>: ECCP Auto-shutdown Source Select bits
	<ul> <li>000 = Auto-Shutdown is disabled</li> <li>001 = Comparator C1OUT output is high</li> <li>010 = Comparator C2OUT output is high</li> <li>011 = Either Comparator C1OUT or C2OUT is high</li> <li>100 = VIL on INT0 pin</li> <li>101 = VIL on INT0 pin or Comparator C1OUT output is high</li> <li>110 = VIL on INT0 pin or Comparator C2OUT output is high</li> <li>111 = VIL on INT0 pin or Comparator C1OUT or Comparator C2OUT is high</li> </ul>
bit 3-2	<b>PSSACn:</b> Pins P1A and P1C Shutdown State Control bits 00 = Drive pins P1A and P1C to '0' 01 = Drive pins P1A and P1C to '1' 1x = Pins P1A and P1C tri-state
bit 1-0	PSSBDn: Pins P1B and P1D Shutdown State Control bits 00 = Drive pins P1B and P1D to '0' 01 = Drive pins P1B and P1D to '1' 1x = Pins P1B and P1D tri-state

auto-shutdown condition Note 1: The is a level-based signal, not an edge-based signal. As long as the level is present, the auto-shutdown will persist. 2: Writing to the ECCPASE bit is disabled while an auto-shutdown condition persists. 3: Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart) the PWM signal will always restart at the beginning of the next PWM period. 4: Prior to an auto-shutdown event caused by a comparator output or INT pin event, a software shutdown can be triggered in firmware by setting the CCPxASE bit to a '1'. The Auto-Restart feature tracks the active status of a shutdown caused by a comparator output or INT pin event only, so if it is enabled at this time, it will imme-

diately clear this bit and restart the ECCP module at the beginning of the next PWM

period.

#### FIGURE 13-12: PWM AUTO-SHUTDOWN WITH FIRMWARE RESTART (PRSEN = 0)




#### 13.4.5 AUTO-RESTART MODE

The Enhanced PWM can be configured to automatically restart the PWM signal once the auto-shutdown condition has been removed. Auto-restart is enabled by setting the PRSEN bit in the PWM1CON register.

If auto-restart is enabled, the ECCPASE bit will remain set as long as the auto-shutdown condition is active. When the auto-shutdown condition is removed, the ECCPASE bit will be cleared via hardware and normal operation will resume.

#### FIGURE 13-13: PWM AUTO-SHUTDOWN WITH AUTO-RESTART ENABLED (PRSEN = 1)




#### 13.4.6 PROGRAMMABLE DEAD-BAND DELAY MODE


In Half-Bridge applications where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on, and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (shoot-through current) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 13-14 for illustration. The lower seven bits of the associated PWM1CON register (Register 13-3) sets the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).

#### FIGURE 13-14: EXAMPLE OF HALF-BRIDGE PWM OUTPUT



#### FIGURE 13-15: EXAMPLE OF HALF-BRIDGE APPLICATIONS



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

#### REGISTER 13-3: PWM1CON: ENHANCED PWM CONTROL REGISTER

-n = value at F	YUR	= Bit is set	"0" = Bit is cleared	x = Bit is unknown
bit 7	PRSEN: PWN	I Restart Enable bit		
	away; the	o-shutdown, the ECCPASE PWM restarts automatically p-shutdown, ECCPASE must		0
bit 6-0	PDCn = Num	WM Delay Count bits ber of Fosc/4 (4 * Tosc) cy Ild transition active and the <b>a</b>		

#### 13.4.7 PULSE STEERING MODE

In Single Output mode, pulse steering allows any of the PWM pins to be the modulated signal. Additionally, the same PWM signal can be simultaneously available on multiple pins.

Once the Single Output mode is selected (CCP1M<3:2> = 11 and P1M<1:0> = 00 of the CCP1CON register), the user firmware can bring out the same PWM signal to one, two, three or four output pins by setting the appropriate STR<D:A> bits of the PSTRCON register, as shown in Table 13-2.

Note:	The associated TRIS bits must be set to
	output ('0') to enable the pin output driver
	in order to see the PWM signal on the pin.

While the PWM Steering mode is active, CCP1M<1:0> bits of the CCP1CON register select the PWM output polarity for the P1<D:A> pins.


The PWM auto-shutdown operation also applies to PWM Steering mode as described in **Section 13.4.4 "Enhanced PWM Auto-shutdown mode"**. An auto-shutdown event will only affect pins that have PWM outputs enabled.

#### **REGISTER 13-4: PSTRCON: PULSE STEERING CONTROL REGISTER<sup>(1)</sup>**

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1				
_	_	—	STRSYNC	STRD	STRC	STRB	STRA				
bit 7						·	bit C				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'					
-n = Value at I	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 7-5	Unimplemen	ted: Read as	ʻ0'								
bit 4	STRSYNC: Steering Sync bit										
	1 = Output steering update occurs on next PWM period										
	0 = Output ste	= Output steering update occurs at the beginning of the instruction cycle boundary									
bit 3	STRD: Steering Enable bit D										
	1 = P1D pin has the PWM waveform with polarity control from CCP1M<1:0>										
	0 = P1D pin is assigned to port pin										
bit 2	STRC: Steering Enable bit C										
	1 = P1C pin has the PWM waveform with polarity control from CCP1M<1:0>										
	0 = P1C pin is assigned to port pin										
bit 1	STRB: Steering Enable bit B										
	1 = P1B pin has the PWM waveform with polarity control from CCP1M<1:0>										
	0 = P1B pin is assigned to port pin										
bit 0	STRA: Steerin	ng Enable bit <i>i</i>	4								
	1 <b>= P1A</b> pin h	as the PWM v	vaveform with p	olarity control	from CCP1M<	1:0>					
	0 = P1A pin is	s assigned to p	port pin								
Note 1: The	e PWM Steering	n mode is avai	lable only when	the CCP1CO	N register bits	CCP1M<3 <sup>.</sup> 2> =	= 11 and				

P1M<1:0> = 00.

PIC18F1XK22/LF1XK22




### FIGURE 13-16: SIMPLIFIED STEERING BLOCK DIAGRAM

#### 13.4.7.1 Steering Synchronization


The STRSYNC bit of the PSTRCON register gives the user two selections of when the steering event will happen. When the STRSYNC bit is '0', the steering event will happen at the end of the instruction that writes to the PSTRCON register. In this case, the output signal at the P1<D:A> pins may be an incomplete PWM waveform. This operation is useful when the user firmware needs to immediately remove a PWM signal from the pin.

When the STRSYNC bit is '1', the effective steering update will happen at the beginning of the next PWM period. In this case, steering on/off the PWM output will always produce a complete PWM waveform. Figures 13-17 and 13-18 illustrate the timing diagrams of the PWM steering depending on the STRSYNC setting.

#### FIGURE 13-17: EXAMPLE OF STEERING EVENT AT END OF INSTRUCTION (STRSYNC = 0)



#### FIGURE 13-18: EXAMPLE OF STEERING EVENT AT BEGINNING OF INSTRUCTION (STRSYNC = 1)



#### 13.4.8 OPERATION IN POWER-MANAGED MODES

In Sleep mode, all clock sources are disabled. Timer2 will not increment and the state of the module will not change. If the ECCP pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state. If Two-Speed Start-ups are enabled, the initial start-up frequency from HFINTOSC and the postscaler may not be stable immediately.

In PRI\_IDLE mode, the primary clock will continue to clock the ECCP module without change. In all other power-managed modes, the selected power-managed mode clock will clock Timer2. Other power-managed mode clocks will most likely be different than the primary clock frequency.

#### 13.4.8.1 Operation with Fail-Safe Clock Monitor

If the Fail-Safe Clock Monitor is enabled, a clock failure will force the device into the RC\_RUN Power-Managed mode and the OSCFIF bit of the PIR2 register will be set. The ECCP will then be clocked from the internal oscillator clock source, which may have a different clock frequency than the primary clock.

See the previous section for additional details.

#### 13.4.9 EFFECTS OF A RESET

Both Power-on Reset and subsequent Resets will force all ports to Input mode and the CCP registers to their Reset states.

This forces the enhanced CCP module to reset to a state compatible with the standard CCP module.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CCPR1H	Capture/Co	mpare/PWM	Register 1, H	igh Byte					259
CCPR1L	Capture/Co	mpare/PWM	Register 1, Lo	ow Byte					259
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	259
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	259
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	257
IPR1	_	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	260
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCLIP	_	TMR3IP	_	260
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	260
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCLIE	_	TMR3IE	—	260
PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	260
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCLIF	_	TMR3IF	—	260
PR2	Timer2 Peri	od Register							258
PWM1CON	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	259
RCON	IPEN	SBOREN	_	RI	TO	PD	POR	BOR	258
TMR1H	Timer1 Reg	ister, High By	te						258
TMR1L	Timer1 Reg	ister, Low By	te						258
TMR2	Timer2 Reg	ister							258
TMR3H	Timer3 Reg	ister, High By	te						259
TMR3L	Timer3 Reg	ister, Low By	te						259
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	260
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	258
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	258
T3CON	RD16	—	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	259

#### TABLE 13-3: REGISTERS ASSOCIATED WITH ECCP1 MODULE AND TIMER1 TO TIMER3

Legend: — = unimplemented, read as '0'. Shaded cells are not used during ECCP operation.

NOTES:

### 14.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

#### 14.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C<sup>™</sup>)
  - Full Master mode
  - Slave mode (with general address call)

The  $I^2C$  interface supports the following modes in hardware:

- Master mode
- · Multi-Master mode
- · Slave mode

#### 14.2 SPI Mode


The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:


- Serial Data Out SDO
- · Serial Data In SDI
- Serial Clock SCK

Additionally, a fourth pin may be used when in a Slave mode of operation:

• Slave Select – SS

Figure 14-1 shows the block diagram of the MSSP module when operating in SPI mode.





#### 14.2.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- SSPCON1 Control Register
- SSPSTAT STATUS register
- SSPBUF Serial Receive/Transmit Buffer
- SSPSR Shift Register (Not directly accessible)

SSPCON1 and SSPSTAT are the control and STA-TUS registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write. SSPSR is the shift register used for shifting data in and out. SSPBUF provides indirect access to the SSPSR register. SSPBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not double-buffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

#### REGISTER 14-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0				
SMP	CKE	D/A	Р	S	R/W	UA	BF				
bit 7							bit				
Legend:											
R = Readab		W = Writable		•	mented bit, rea	ad as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown				
bit 7	SMP: Samp										
	SPI Master			1							
		ta sampled at en									
	<ul> <li>Input data sampled at middle of data output time</li> <li>SPI Slave mode:</li> </ul>										
		e cleared when	SPI is used	in Slave mode.							
bit 6	CKE: SPI Clock Select bit <sup>(1)</sup>										
	1 = Transmit occurs on transition from active to Idle clock state										
		t occurs on trans									
bit 5	D/A: Data/A	D/A: Data/Address bit									
	Used in I <sup>2</sup> C	mode only.									
bit 4	P: Stop bit										
	Used in I <sup>2</sup> C	mode only. This	bit is cleared	d when the MSS	P module is d	isabled, SSPEN	l is cleared.				
bit 3	S: Start bit										
	Used in I <sup>2</sup> C	mode only.									
bit 2	R/W: Read/	Write Informatio	n bit								
	Used in I <sup>2</sup> C	mode only.									
bit 1	UA: Update Address bit										
	Used in I <sup>2</sup> C	mode only.									
bit 0	BF: Buffer F	ull Status bit (Re	eceive mode	only)							
	1 = Receive	complete, SSP	BUF is full								
	0 = Receive	not complete, S	SPBUF is e	mpty							
Note 1: P	olarity of clock	state is set by th	e CKP bit of	the SSPCON1 I	register.						
	-				-						

<b>D</b> 441 4	<b>D</b> 44/ 2	544/0	54446	5444.0		5444	<b>D</b> 444 C	
R/W-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	
bit 7							bit C	
Legend:								
R = Read	able bit	W = Writable	bit	U = Unimpler	nented bit, rea	id as '0'		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown	
bit 7	1 = The SSF	e Collision Dete PBUF register is cleared by soff ion	written while	• ·	itting the previo	ous word		
bit 6	<u>SPI Slave ma</u> 1 = A new by flow, the	/te is received w data in SSPSR -, even if only tra	hile the SSPB	low can only oc	cur in Slave n	node. The user	must read the	
bit 5	1 = Enables	nchronous Seria serial port and serial port and	configures SC	K, SDO, SDI ar		l port pins		
bit 4	1 = Idle state	Polarity Select I e for clock is a h e for clock is a lo	igh level					
bit 3-0	<ul> <li>0 = Idle state for clock is a low level</li> <li>SSPM&lt;3:0&gt;: Synchronous Serial Port Mode Select bits<sup>(3)</sup></li> <li>0101 = SPI Slave mode, clock = SCK pin, SS pin control disabled, SS can be used as I/O pi</li> <li>0100 = SPI Slave mode, clock = SCK pin, SS pin control enabled</li> <li>0011 = SPI Master mode, clock = TMR2 output/2</li> <li>0010 = SPI Master mode, clock = Fosc/64</li> <li>0001 = SPI Master mode, clock = Fosc/16</li> <li>0000 = SPI Master mode, clock = Fosc/4</li> </ul>							
Note 1: 2:	In Master mode, t writing to the SSF When enabled, th	PBUF register.			ut or output.	ansmission) is i	nitiated by	

### REGISTER 14-2: SSPCON1: MSSP CONTROL 1 REGISTER (SPI MODE)

- **3:** Bit combinations not specifically listed here are either reserved or implemented in I<sup>2</sup>C mode only.

#### 14.2.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- · Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full detect bit, BF of the SSPSTAT register, and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored and the write collision detect bit WCOL of the SSPCON1 register, will be set. User software must clear the WCOL bit to allow the following write(s) to the SSPBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. The Buffer Full bit, BF of the SSPSTAT register, indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 14-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP STATUS register (SSPSTAT) indicates the various status conditions.

EXAMPLE 14-1: LOADING THE SSPBUF (SSPSR) REGISTER
---

LOOP	BTFSS	SSPSTAT, BF	;Has data been received (transmit complete)?
	BRA	LOOP	;No
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

#### 14.2.3 ENABLING SPI I/O

To enable the serial port, SSP Enable bit, SSPEN of the SSPCON1 register, must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPCON registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:


- · SDI is automatically controlled by the SPI module
- · SDO must have corresponding TRIS bit cleared
- SCK (Master mode) must have corresponding
   TRIS bit cleared
- SCK (Slave mode) must have corresponding
   TRIS bit set
- SS must have corresponding TRIS bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

#### 14.2.4 TYPICAL CONNECTION

Figure 14-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- · Master sends data Slave sends dummy data
- · Master sends data Slave sends data
- Master sends dummy data Slave sends data



#### FIGURE 14-2: TYPICAL SPI MASTER/SLAVE CONNECTION

#### 14.2.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 14-2) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPCON1 register. This then, would give waveforms for SPI communication as shown in Figure 14-3, Figure 14-5 and Figure 14-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- · Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 64 MHz) of 16.00 Mbps.

Figure 14-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.




FIGURE 14-3: SPI MODE WAVEFORM (MASTER MODE)

#### 14.2.6 SLAVE MODE

In Slave mode, the data is transmitted and received as external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit of the SSPCON1 register.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.


While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from Sleep.

#### SLAVE SELECT 14.2.7 **SYNCHRONIZATION**


The  $\overline{SS}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with  $\overline{SS}$  pin control enabled (SSPCON1<3:0> = 0100). When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven. When the  $\overline{SS}$  pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

- **Note 1:** When the SPI is in Slave mode with SS pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the SS pin is set to VDD.
  - 2: When the SPI is used in Slave mode with CKE set the  $\overline{SS}$  pin control must also be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the  $\overline{SS}$  pin to a high level or clearing the SSPEN bit.




# PIC18F1XK22/LF1XK22



#### FIGURE 14-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)

#### FIGURE 14-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



# 14.2.8 OPERATION IN POWER-MANAGED MODES

In SPI Master mode, module clocks may be operating at a different speed than when in Full Power mode; in the case of the Sleep mode, all clocks are halted.

In all Idle modes, a clock is provided to the peripherals. That clock could be from the primary clock source, the secondary clock (Timer1 oscillator at 32.768 kHz) or the INTOSC source. See **Section 18.0 "Power-Managed Modes"** for additional information.

In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system.

When MSSP interrupts are enabled, after the master completes sending data, an MSSP interrupt will wake the controller:

- from Sleep, in Slave mode
- from Idle, in Slave or Master mode

If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled.

In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any Power-Managed mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

#### 14.2.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

#### 14.2.10 BUS MODE COMPATIBILITY

Table 14-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

Standard SPI Mode	Control Bits State				
Terminology	СКР	CKE			
0, 0	0	1			
0, 1	0	0			
1, 0	1	1			
1, 1	1	0			

There is also an SMP bit which controls when the data is sampled.

TABLE 14-2. REGISTERS ASSOCIATED WITH SPIOPERATION											
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	257		
IPR1	—	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	260		
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	260		
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	260		
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	—	_	_	_	260		
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	260		
SSPBUF	SSP Receive Buffer/Transmit Register										
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	258		
SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	258		

 TABLE 14-2:
 REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: Shaded cells are not used by the MSSP in SPI mode.

### 14.3 I<sup>2</sup>C Mode


The MSSP module in I<sup>2</sup>C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock SCL
- Serial data SDA

**Note:** The user must configure these pins as inputs with the corresponding TRIS bits.





#### 14.3.1 REGISTERS

The MSSP module has seven registers for  ${\rm I}^2{\rm C}$  operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Control Register 2 (SSPCON2)
- MSSP Status register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)
- MSSP Address Mask (SSPMSK)

SSPCON1, SSPCON2 and SSPSTAT are the control and STATUS registers in  $I^2C$  mode operation. The SSPCON1 and SSPCON2 registers are readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

When the MSSP is configured in Master mode, the SSPADD register acts as the Baud Rate Generator reload value. When the MSSP is configured for I<sup>2</sup>C Slave mode the SSPADD register holds the slave device address. The MSSP can be configured to respond to a range of addresses by qualifying selected bits of the address register with the SSPMSK register.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not double-buffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

#### R/W-0 R/W-0 R-0 R-0 R-0 R-0 R-0 R-0 D/A P(1) S(1) R/W(2, 3) SMP CKE UA BF bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 SMP: Slew Rate Control bit In Master or Slave mode: 1 = Slew rate control disabled for standard Speed mode (100 kHz and 1 MHz) 0 = Slew rate control enabled for High-Speed mode (400 kHz) bit 6 CKE: SMBus™ Select bit In Master or Slave mode: 1 = Enable SMBus specific inputs 0 = Disable SMBus specific inputs D/A: Data/Address bit bit 5 In Master mode: Reserved. In Slave mode: 1 = Indicates that the last byte received or transmitted was data 0 = Indicates that the last byte received was an address P: Stop bit<sup>(1)</sup> bit 4 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last S: Start bit<sup>(1)</sup> bit 3 1 = Indicates that a Start bit has been detected last 0 = Start bit was not detected last **R/W**: Read/Write Information bit $(I^2C \mod only)^{(2,3)}$ bit 2 In Slave mode: 1 = Read 0 = Write In Master mode: 1 = Transmit is in progress 0 = Transmit is not in progress bit 1 UA: Update Address bit (10-bit Slave mode only) 1 = Indicates that the user needs to update the address in the SSPADD register 0 = Address does not need to be updated BF: Buffer Full Status bit bit 0 In Transmit mode: 1 = SSPBUF is full 0 = SSPBUF is empty In Receive mode: 1 = SSPBUF is full (does not include the $\overline{ACK}$ and Stop bits) 0 = SSPBUF is empty (does not include the ACK and Stop bits) Note 1: This bit is cleared on Reset and when SSPEN is cleared. 2: This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next Start bit, Stop bit or not ACK bit.

#### REGISTER 14-3: SSPSTAT: MSSP STATUS REGISTER (I<sup>2</sup>C MODE)

3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the Master mode is active.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0		
bit 7							bit C		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'			
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown		
				0 2000 000					
bit 7	WCOL: Write	e Collision Dete	ct bit						
		ansmit mode:							
		to the SSPBUF r			the I <sup>2</sup> C condition	ons were not va	alid for a trans		
	0 = No collis	to be started (m	lust be cleared	by software)					
	In Slave Transmit mode: 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared by								
	software)								
	0 = No collision <u>In Receive mode (Master or Slave modes):</u>								
	This is a "do		Slave modes	<u>.</u>					
bit 6	SSPOV: Receive Overflow Indicator bit								
	In Receive mode:								
	1 = A byte is received while the SSPBUF register is still holding the previous byte (must be cleared								
	by software)								
	0 = No overflow								
	<u>In Transmit mode:</u> This is a "don't care" bit in Transmit mode.								
bit 5				oit					
	<b>SSPEN:</b> Synchronous Serial Port Enable bit 1 = Enables the serial port and configures the SDA and SCL pins as the serial port pins								
	0 = Disables serial port and configures these pins as I/O port pins								
		ed, the SDA and	-	st be properly	configured as i	nputs.			
bit 4		Release Control	bit						
	In Slave mode:								
	<ul> <li>1 = Release clock</li> <li>0 = Holds clock low (clock stretch), used to ensure data setup time</li> </ul>								
	In Master mode:								
	Unused in th								
bit 3-0	SSPM<3:0>	: Synchronous S	Serial Port Mo	de Select bits					
		Slave mode, 10-							
		Slave mode, 7-b				enabled			
		Firmware Contro Master mode, cl							
	$0111 = I^2C$			,00,700,	• //				
		Slave mode, 10-	bit address						
	0110 = I <sup>2</sup> C S	Slave mode, 10- Slave mode, 7-b ions not specific	it address						

### **REGISTER 14-4:** SSPCON1: MSSP CONTROL 1 REGISTER (I<sup>2</sup>C MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
GCEN	ACKSTAT	ACKDT <sup>(2)</sup>	ACKEN <sup>(1)</sup>	RCEN <sup>(1)</sup>	PEN <sup>(1)</sup>	RSEN <sup>(1)</sup>	SEN <sup>(1)</sup>			
bit 7						- -	bit			
Levende										
<b>Legend:</b> R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	id as '0'				
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown			
bit 7	GCEN: Gene	eral Call Enable	bit (Slave mo	de only)						
		Generate interrupt when a general call address 0x00 or 00h is received in the SSPSR General call address disabled								
bit 6	ACKSTAT: A	cknowledge St	atus bit (Maste	er Transmit moo	le only)					
		<ul> <li>1 = Acknowledge was not received from slave</li> <li>0 = Acknowledge was received from slave</li> </ul>								
bit 5		<b>ACKDT:</b> Acknowledge Data bit (Master Receive mode only) <sup>(2)</sup>								
	1 = Not Ackn 0 = Acknowle	owledge			.,,,					
bit 4	ACKEN: Ack	knowledge Sequ	uence Enable	bit (Master Rec	eive mode on	ly) <sup>(1)</sup>				
	Automat	Acknowledge se ically cleared b edge sequence	y hardware.	0A and SCL pin	s and transmit	ACKDT data b	it.			
bit 3		ive Enable bit (		only) <sup>(1)</sup>						
		Receive mode	_	.,						
bit 2	<b>PEN:</b> Stop Condition Enable bit (Master mode only) <sup>(1)</sup>									
	1 = Initiate S 0 = Stop con	top condition or dition Idle	n SDA and SC	L pins. Automa	tically cleared	by hardware.				
bit 1	RSEN: Repeated Start Condition Enable bit (Master mode only) <sup>(1)</sup>									
		Repeated Start of Start of Start of Start condition		DA and SCL pi	ns. Automatica	ally cleared by h	ardware.			
bit 0	SEN: Start C	ondition Enable	e/Stretch Enab	le bit <sup>(1)</sup>						
	In Master mode: 1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Start condition Idle									
	In Slave mod 1 = Clock str	le:		ave transmit an	d slave receive	e (stretch enabl	ed)			
Note 1: F		etching is disat	bled							

### REGISTER 14-5: SSPCON2: MSSP CONTROL REGISTER (I<sup>2</sup>C MODE)

be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

2: Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.

#### 14.3.2 OPERATION

The MSSP module functions are enabled by setting SSPEN bit of the SSPCON1 register.

The SSPCON1 register allows control of the  $I^2C$  operation. Four mode selection bits of the SSPCON1 register allow one of the following  $I^2C$  modes to be selected:

- I<sup>2</sup>C Master mode, clock = (Fosc/(4\*(SSPADD + 1))
- I<sup>2</sup>C Slave mode (7-bit address)
- I<sup>2</sup>C Slave mode (10-bit address)
- I<sup>2</sup>C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I<sup>2</sup>C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I<sup>2</sup>C Firmware Controlled Master mode, slave is Idle

Selection of any I<sup>2</sup>C mode with the SSPEN bit set, forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRIS bits

Note: To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

#### 14.3.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs. The MSSP module will override the input state with the output data when required (slave-transmitter).

The I<sup>2</sup>C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on Start and Stop bits

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge ( $\overline{ACK}$ ) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF bit of the SSPSTAT register, is set before the transfer is received.
- The overflow bit, SSPOV bit of the SSPCON1 register, is set before the transfer is received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF of the PIR1 register is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the  $I^2C$  specification, as well as the requirement of the MSSP module, are shown in **Section 25.0 "Electrical Specifications"**.

#### 14.3.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- 4. MSSP Interrupt Flag bit, SSPIF of the PIR1 register, is set (interrupt is generated, if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit  $R/\overline{W}$  of the SSPSTAT register must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and UA of the SSPSTAT register are set).
- 2. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 3. Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- Receive second (low) byte of address (bits SSPIF, BF and UA are set). If the address matches then the SCL is held until the next step. Otherwise the SCL line is not held.
- 5. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 6. Update the SSPADD register with the first (high) byte of address. (This will clear bit UA and release a held SCL line.)
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address with R/W bit set (bits SSPIF, BF, R/W are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 10. Load SSPBUF with byte the slave is to transmit, sets the BF bit.
- 11. Set the CKP bit to release SCL.

#### 14.3.3.2 Reception

When the  $R/\overline{W}$  bit of the address byte is clear and an address match occurs, the  $R/\overline{W}$  bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF bit of the SSPSTAT register is set, or bit SSPOV bit of the SSPCON1 register is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit, SSPIF of the PIR1 register, must be cleared by software.


When the SEN bit of the SSPCON2 register is set, SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting the CKP bit of the SSPCON1 register. See **Section 14.3.4** "**Clock Stretching**" for more detail.


#### 14.3.3.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin SCK/SCL is held low regardless of SEN (see Section 14.3.4 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then pin SCK/SCL should be released by setting the CKP bit of the SSPCON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 14-9).


The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not ACK), then the data transfer is complete. In this case, when the ACK is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, pin SCK/SCL must be released by setting bit CKP.


An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared by software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.





© 2010 Microchip Technology Inc.





© 2010 Microchip Technology Inc.

#### 14.3.3.4 SSP Mask Register

An SSP Mask (SSPMSK) register is available in  $I^2C$ Slave mode as a mask for the value held in the SSPSR register during an address comparison operation. A zero ('0') bit in the SSPMSK register has the effect of making the corresponding bit in the SSPSR register a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSP operation until written with a mask value.

This register must be initiated prior to setting SSPM<3:0> bits to select the  $I^2C$  Slave mode (7-bit or 10-bit address).

The SSP Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSP mask has no effect during the reception of the first (high) byte of the address.

| R/W-1               |
|-------|-------|-------|-------|-------|-------|-------|---------------------|
| MSK7  | MSK6  | MSK5  | MSK4  | MSK3  | MSK2  | MSK1  | MSK0 <sup>(1)</sup> |
| bit 7 |       |       |       |       |       |       | bit 0               |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-1	MSK<7:1>: Mask bits
	1 = The received address bit n is compared to SSPADD <n> to detect I<sup>2</sup>C address match</n>
	0 = The received address bit n is not used to detect I <sup>2</sup> C address match
bit 0	MSK<0>: Mask bit for I <sup>2</sup> C Slave mode, 10-bit Address <sup>(1)</sup>
	I <sup>2</sup> C Slave mode, 10-bit Address (SSPM<3:0> = 0111):
	1 = The received address bit 0 is compared to SSPADD<0> to detect I <sup>2</sup> C address match
	0 = The received address bit 0 is not used to detect I <sup>2</sup> C address match

Note 1: The MSK0 bit is used only in 10-bit Slave mode. In all other modes, this bit has no effect.

Legend:							
bit 7							bit 0
ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

#### **REGISTER 14-7:** SSPADD: MSSP ADDRESS AND BAUD RATE REGISTER (I<sup>2</sup>C MODE)

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### Master mode:

bit 7-0 **ADD<7:0>:** Baud Rate Clock Divider bits SCL pin clock period = ((ADD<7:0> + 1) \*4)/Fosc

#### <u>10-Bit Slave mode — Most Significant Address Byte:</u>

- bit 7-3 **Not used:** Unused for Most Significant Address Byte. Bit state of this register is a "don't care." Bit pattern sent by master is fixed by I<sup>2</sup>C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<9:8>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care."

#### <u>10-Bit Slave mode — Least Significant Address Byte:</u>

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

#### 7-Bit Slave mode:

bit 0 Not used: Unused in this mode. Bit state is a "don't care."

#### 14.3.4 CLOCK STRETCHING

Both 7-bit and 10-bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit of the SSPCON2 register allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

#### 14.3.4.1 Clock Stretching for 7-bit Slave Receive Mode (SEN = 1)

In 7-bit Slave Receive mode, <u>on the falling edge of the</u> ninth clock at the end of the ACK sequence if the BF bit is set, the CKP bit of the SSPCON1 register is automatically cleared, forcing the SCL output to be held low. The CKP being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another data transfer sequence. This will prevent buffer overruns from occurring (see Figure 14-13).

- Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
  - 2: The CKP bit can be set by software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

#### 14.3.4.2 Clock Stretching for 10-bit Slave Receive Mode (SEN = 1)

In 10-bit Slave Receive mode during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

#### 14.3.4.3 Clock Stretching for 7-bit Slave Transmit Mode

7-bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another data transfer sequence (see Figure 14-9).


Note 1:	If the user loads the contents of SSPBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be
	cleared and clock stretching will not occur.
2:	The CKP bit can be set by software regardless of the state of the BF bit.


#### 14.3.4.4 Clock Stretching for 10-bit Slave Transmit Mode


In 10-bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-bit Slave Receive mode. The first two addresses are followed by a third address sequence which contains the high-order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is automatic with the hardware clearing CKP, as in 7-bit Slave Transmit mode (see Figure 14-11).


## 14.3.4.5 Clock Synchronization and the CKP bit

When the CKP bit is cleared, the SCL output is forced to '0'. However, clearing the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external  $I^2C$  master device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the  $I^2C$  bus have deasserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 14-12).









#### 14.3.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the  $I^2C$  bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the  $I^2C$  protocol. It consists of all '0's with R/W = 0.


The general call address is recognized when the GCEN bit of the SSPCON2 is set. Following a Start bit detect, 8 bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match and the UA bit of the SSPSTAT register is set. If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-bit Address mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 14-15).





#### 14.3.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the  $I^2C$  bus may be taken when the P bit is set, or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all  $I^2C$  bus operations based on Start and Stop bit conditions.


Once Master mode is enabled, the user has six options.

- 1. Assert a Start condition on SDA and SCL.
- 2. Assert a Repeated Start condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- Configure the I<sup>2</sup>C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDA and SCL.

Note: The MSSP module, when configured in I<sup>2</sup>C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (SSP interrupt, if enabled):

- · Start condition
- Stop condition
- · Data transfer byte transmitted/received
- · Acknowledge transmit
- Repeated Start



 $\ensuremath{\textcircled{}^{\odot}}$  2010 Microchip Technology Inc.

#### 14.3.6.1 I<sup>2</sup>C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCL. See **Section 14.3.7 "Baud Rate"** for more detail.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the SEN bit of the SSPCON2 register.
- SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out the SDA pin until all 8 bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPCON2 register.
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out the SDA pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPCON2 register.
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a Stop condition by setting the PEN bit of the SSPCON2 register.
- 12. Interrupt is generated once the Stop condition is complete.

#### 14.3.7 BAUD RATE

In I<sup>2</sup>C Master mode, the Baud Rate Generator (BRG) reload value is placed in the SSPADD register (Figure 14-17). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting.


Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 14-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

#### EQUATION 14-1:

$$FSCL = \frac{FOSC}{(SSPADD + 1)(4)}$$

#### FIGURE 14-17: BAUD RATE GENERATOR BLOCK DIAGRAM



#### TABLE 14-3: I<sup>2</sup>C<sup>™</sup> CLOCK RATE W/BRG


Fosc	Fosc Fcy		FSCL (2 Rollovers of BRG)
48 MHz	12 MHz	0Bh	1 MHz <sup>(1)</sup>
48 MHz	12 MHz	1Dh	400 kHz
48 MHz	12 MHz	77h	100 kHz
40 MHz	10 MHz	18h	400 kHz <sup>(1)</sup>
40 MHz	10 MHz	1Fh	312.5 kHz
40 MHz	10 MHz	63h	100 kHz
16 MHz	4 MHz	09h	400 kHz <sup>(1)</sup>
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	02h	333 kHz <sup>(1)</sup>
4 MHz	1 MHz	09h	100 kHz
4 MHz	1 MHz	00h	1 MHz <sup>(1)</sup>

**Note 1:** The I<sup>2</sup>C interface does not conform to the 400 kHz I<sup>2</sup>C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

#### 14.3.7.1 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 14-18).

#### FIGURE 14-18: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION



#### 14.3.8 I<sup>2</sup>C MASTER MODE START CONDITION TIMING


To initiate a Start condition, the user sets the Start Enable bit, SEN bit of the SSPCON2 register. If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit of the SSPSTAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSPCON2 register will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.

Note: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the l<sup>2</sup>C module is reset into its Idle state.

#### 14.3.8.1 WCOL Status Flag

If the user writes the SSPBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the Start condition is complete.



#### FIGURE 14-19: FIRST START BIT TIMING

#### 14.3.9 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit of the SSPCON2 register is programmed high and the I<sup>2</sup>C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit of the SSPCON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit of the SSPSTAT register will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.


- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
  - **2:** A bus collision during the Repeated Start condition occurs if:
    - SDA is sampled low when SCL goes from low-to-high.
    - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.

Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

#### 14.3.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

#### FIGURE 14-20: REPEAT START CONDITION WAVEFORM



**Note:** Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.

#### 14.3.10 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter SP106). SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification parameter SP107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 14-21).

After the write to the SSPBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the SSPCON2 register. Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

#### 14.3.10.1 BF Status Flag

In Transmit mode, the BF bit of the SSPSTAT register is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

#### 14.3.10.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared by software before the next transmission.

#### 14.3.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPCON2 register is cleared when the slave has sent an Acknowledge ( $\overline{ACK} = 0$ ) and is set when the slave does not Acknowledge ( $\overline{ACK} = 1$ ). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

#### 14.3.11 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN bit of the SSPCON2 register.

Note:	The MSSP module must be in an Idle state
	before the RCEN bit is set or the RCEN bit
	will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable, ACKEN bit of the SSPCON2 register.

#### 14.3.11.1 BF Status Flag


In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.


#### 14.3.11.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

#### 14.3.11.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).





#### 14.3.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN bit of the SSPCON2 register. When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 14-23).

#### 14.3.12.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).


#### 14.3.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSPCON2 register. At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit of the SSPSTAT register is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 14-24).


#### 14.3.13.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

#### FIGURE 14-23: ACKNOWLEDGE SEQUENCE WAVEFORM



#### FIGURE 14-24: STOP CONDITION RECEIVE OR TRANSMIT MODE



#### 14.3.14 SLEEP OPERATION

While in Sleep mode, the I<sup>2</sup>C Slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

#### 14.3.15 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

#### 14.3.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the  $I^2C$  bus may be taken when the P bit of the SSPSTAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

#### 14.3.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the  $I^2C$  port to its Idle state (Figure 14-25).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the  $I^2C$  bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the  $I^2C$  bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the  $I^2C$  bus can be taken when the P bit is set in the SSPSTAT register, or the bus is Idle and the S and P bits are cleared.

#### FIGURE 14-25: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



#### 14.3.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 14-26).
- b) SCL is sampled low before SDA is asserted low (Figure 14-27).

During a Start condition, both the SDA and the SCL pins are monitored.


If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the Start condition is aborted,
- the BCLIF flag is set and
- the MSSP module is reset to its Idle state (Figure 14-26).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.


If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 14-28). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to 0; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.




#### FIGURE 14-26: BUS COLLISION DURING START CONDITION (SDA ONLY)





#### FIGURE 14-28: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



## 14.3.17.2 Bus Collision During a Repeated Start Condition


During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user deasserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD and counts down to 0. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled. If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 14-29). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 14-30.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.



#### FIGURE 14-29: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)

#### FIGURE 14-30: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)




#### 14.3.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:


- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 14-31). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 14-32).

#### FIGURE 14-31: BUS COLLISION DURING A STOP CONDITION (CASE 1)



#### FIGURE 14-32: BUS COLLISION DURING A STOP CONDITION (CASE 2)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
IPR1	—	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	260
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCLIP	—	TMR3IP	—	260
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	260
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCLIE	—	TMR3IE	—	260
PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	260
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCLIF	—	TMR3IF	_	260
SSPADD	SSP Address Register in I <sup>2</sup> C <sup>™</sup> Slave Mode. SSP Baud Rate Reload Register in I <sup>2</sup> C Master Mode.								258
SSPBUF	SSP Receive Buffer/Transmit Register								258
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	258
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	258
SSPMSK	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	260
SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	258
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_		_	—	260

### TABLE 14-4: SUMMARY OF REGISTERS ASSOCIATED WITH I<sup>2</sup>C<sup>™</sup>

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by  $l^2C^{TM}$ .



NOTES:

### 15.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:


- · Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- Received character framing error detection
- Half-duplex synchronous master
- Half-duplex synchronous slave
- · Programmable clock and data polarity

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:


- · Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 15-1 and Figure 15-2.

#### FIGURE 15-1: EUSART TRANSMIT BLOCK DIAGRAM



#### FIGURE 15-2: EUSART RECEIVE BLOCK DIAGRAM



The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCTL)

These registers are detailed in Register 15-1, Register 15-2 and Register 15-3, respectively.

For all modes of EUSART operation, the TRIS control bits corresponding to the RX/DT and TX/CK pins should be set to '1'. The EUSART control will automatically reconfigure the pin from input to output, as needed.

# 15.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH mark state which represents a '1' data bit, and a VOL space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is 8 bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 15-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

#### 15.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 15-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

#### 15.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the TX/CK I/O pin as an output. If the TX/CK pin is shared with an analog peripheral the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

- Note 1: When the SPEN bit is set the RX/DT I/O pin is automatically configured as an input, regardless of the state of the corresponding TRIS bit and whether or not the EUSART receiver is enabled. The RX/DT pin data can be read via a normal PORT read but PORT latch data output is precluded.
  - **2:** The TXIF transmitter interrupt flag is set when the TXEN enable bit is set.

#### 15.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one TCY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

#### 15.1.1.3 Transmit Data Polarity

The polarity of the transmit data can be controlled with the CKTXP bit of the BAUDCON register. The default state of this bit is '0' which selects high true transmit idle and data bits. Setting the CKTXP bit to '1' will invert the transmit data resulting in low true idle and data bits. The CKTXP bit controls transmit data polarity only in Asynchronous mode. In Synchronous mode the CKTXP bit has a different function.

#### 15.1.1.4 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TXREG is empty, regardless of the state of TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXREG.

### 15.1.1.5 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user needs to poll this bit to determine the TSR status.

Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.


### 15.1.1.6 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set, the EUSART will shift 9 bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the 8 Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.


A special 9-bit Address mode is available for use with multiple receivers. See **Section 15.1.2.8** "Address **Detection**" for more information on the Address mode.

#### 15.1.1.7 Asynchronous Transmission Set-up:

- Initialize the SPBRGH:SPBRG register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 15.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the 8 Least Significant data bits are an address when the receiver is set for address detection.
- 4. Set the CKTXP control bit if inverted transmit data polarity is desired.
- 5. Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit. An interrupt will occur immediately provided that the GIE and PEIE bits of the INT-CON register are also set.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 8. Load 8-bit data into the TXREG register. This will start the transmission.



# FIGURE 15-3: ASYNCHRONOUS TRANSMISSION



### TABLE 15-1: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
BAUDCON	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	259
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	257
IPR1	—	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	260
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	260
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	260
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	259
SPBRG	EUSART B	aud Rate G	enerator Re	gister, Low	Byte				259
SPBRGH	EUSART B	aud Rate G	enerator Re	egister, High	Byte				259
TXREG	EUSART T	ransmit Reg	ister						259
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	259

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

### 15.1.2 EUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode would typically be used in RS-232 systems. The receiver block diagram is shown in Figure 15-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all 8 or 9 bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREG register.

#### 15.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCSTA register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART. The RX/DT I/O pin must be configured as an input by setting the corresponding TRIS control bit. If the RX/DT pin is shared with an analog peripheral the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

Note:	When the SPEN bit is set the TX/CK I/O									
	pin is automatically configured as an									
	output, regardless of the state of the									
	corresponding TRIS bit and whether or not									
	the EUSART transmitter is enabled. The									
	PORT latch is disconnected from the									
	output driver so it is not possible to use the									
	TX/CK pin as a general purpose output.									

#### 15.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section 15.1.2.5 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCIF interrupt flag bit of the PIR1 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREG register.

Note:	If the receive FIFO is overrun, no additional characters will be received until the overrun condition is cleared. See <b>Section 15.1.2.6</b>
	"Receive Overrun Error" for more information on overrun errors.

#### 15.1.2.3 Receive Data Polarity

The polarity of the receive data can be controlled with the DTRXP bit of the BAUDCON register. The default state of this bit is '0' which selects high true receive idle and data bits. Setting the DTRXP bit to '1' will invert the receive data resulting in low true idle and data bits. The DTRXP bit controls receive data polarity only in Asynchronous mode. In Synchronous mode the DTRXP bit has a different function.

#### 15.1.2.4 Receive Interrupts

The RCIF interrupt flag bit of the PIR1 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCIF interrupts are enabled by setting the following bits:

- RCIE interrupt enable bit of the PIE1 register
- PEIE peripheral interrupt enable bit of the INT-CON register
- GIE global interrupt enable bit of the INTCON register

The RCIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

# 15.1.2.5 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the EUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note:	If all receive characters in the receive
	FIFO have framing errors, repeated reads
	of the RCREG will not clear the FERR bit.

#### 15.1.2.6 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated If a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by resetting the EUSART by clearing the SPEN bit of the RCSTA register.

# 15.1.2.7 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set, the EUSART will shift 9 bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the 8 Least Significant bits from the RCREG.

### 15.1.2.8 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

#### 15.1.2.9 Asynchronous Reception Set-up:

- Initialize the SPBRGH:SPBRG register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 15.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the serial port by setting the SPEN bit and the RX/DT pin TRIS bit. The SYNC bit must be clear for asynchronous operation.
- 3. If interrupts are desired, set the RCIE interrupt enable bit and set the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Set the DTRXP if inverted receive polarity is desired.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 8. Read the RCSTA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- 9. Get the received 8 Least Significant data bits from the receive buffer by reading the RCREG register.
- 10. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

#### 15.1.2.10 9-bit Address Detection Mode Set-up

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGH, SPBRG register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 15.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 3. If interrupts are desired, set the RCIE interrupt enable bit and set the GIE and PEIE bits of the INTCON register.
- 4. Enable 9-bit reception by setting the RX9 bit.
- 5. Enable address detection by setting the ADDEN bit.
- 6. Set the DTRXP if inverted receive polarity is desired.
- 7. Enable reception by setting the CREN bit.
- 8. The RCIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 9. Read the RCSTA register to get the error flags. The ninth data bit will always be set.
- 10. Get the received 8 Least Significant data bits from the receive buffer by reading the RCREG register. Software determines if this is the device's address.
- 11. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 12. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.

Reg 🗕 — —	((	Π	īί Π	$\overline{C}$	
Rcv Buffer Reg	 ))	Word 1 RCREG	Word 2 RCREG	<u> </u>	
RCIDL —	<u> </u>			<u> </u>	
Read Rcv Buffer Reg	 	<u>.</u>	<u> </u>		
RCIF (Interrupt Flag)	 		<u> </u>	<u> </u>	
OERR bit -	 		<u></u>		
CREN	 <u>_</u>				)

#### FIGURE 15-5: ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
BAUDCON	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	259
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	257
IPR1		ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	260
PIE1		ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	260
PIR1		ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	260
RCREG	EUSART R	Receive Regis	ster						259
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	259
SPBRG	EUSART B	aud Rate Ge	enerator Reg	gister, Low	Byte				259
SPBRGH	EUSART B	aud Rate Ge	enerator Reg	gister, High	Byte				259
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	260
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	259

# TABLE 15-2: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

# 15.2 Clock Accuracy with Asynchronous Operation

The factory calibrates the internal oscillator block output (HFINTOSC). However, the HFINTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind. The first (preferred) method uses the OSCTUNE register to adjust the HFINTOSC output. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source. See **Section 2.7.1** "**OSCTUNE Register**" for more information.

The other method adjusts the value in the Baud Rate Generator. This can be done automatically with the Auto-Baud Detect feature (see **Section 15.3.1 "Auto-Baud Detect"**). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

# REGISTER 15-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0				
CSRC	TX9	TXEN <sup>(1)</sup>	SYNC	SENDB	BRGH	TRMT	TX9D				
bit 7				•		÷	bit 0				
Legend:											
R = Readable		W = Writable bit		•	ented bit, read as						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkno	wn				
L 11 <b>7</b>		O summer O start hit									
bit 7	Asynchronous	Source Select bit									
	Don't care	<u>i moue</u> .									
	Synchronous	mode.									
		node (clock genera	ated internally	from BRG)							
		ode (clock from ex									
bit 6	TX9: 9-bit Trai	nsmit Enable bit									
	1 = Selects 9	9-bit transmission									
	0 = Selects 8	8-bit transmission									
bit 5	TXEN: Transn	nit Enable bit <sup>(1)</sup>									
	1 = Transmit	= Transmit enabled									
	0 = Transmit	disabled									
bit 4	SYNC: EUSA	RT Mode Select bi	t								
	1 = Synchror										
	0 = Asynchro										
bit 3		Break Character	bit								
	Asynchronous										
		nc Break on next tr ak transmission co	•	leared by hardwa	are upon complet	ion)					
	Synchronous		mpleted								
	Don't care	<u></u>									
bit 2	BRGH: Hiah E	Baud Rate Select b	it								
	Asynchronous										
	1 = High spe										
	0 = Low spee	ed									
	Synchronous I	mode:									
	Unused in this	mode									
bit 1	TRMT: Transn	nit Shift Register S	tatus bit								
	1 = TSR emp	oty									
	0 = TSR full										
bit 0		it of Transmit Data									
	Can be addres	ss/data bit or a par	ity bit.								

**Note 1:** SREN/CREN overrides TXEN in Sync mode.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x				
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D				
bit 7	•				•		bit (				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 7	SPEN: Serial	l Port Enable bi	t								
		ort enabled (cor ort disabled (hel		T and TX/CK p	oins as serial po	rt pins)					
bit 6	<b>RX9:</b> 9-bit Re	eceive Enable b	it								
		9-bit reception 8-bit reception									
bit 5	SREN: Single	e Receive Enat	ole bit								
	Asynchronou										
	Don't care										
	-	mode – Maste	<u>r</u> :								
		single receive									
		single receive	tion is compl	ata							
		ared after recept mode – Slave		ele.							
	Don't care										
bit 4		nuous Receive	Enable bit								
	Asynchronou										
	1 = Enables										
	0 = Disables	receiver									
	<u>Synchronous</u>	mode:									
		continuous rec continuous rec		ble bit CREN is	s cleared (CREI	N overrides SR	EN)				
bit 3	ADDEN: Add	Iress Detect En	able bit								
	<u>Asynchronou</u>	<u>is mode 9-bit (F</u>	X9 = <u>1)</u> :								
					d the receive b						
				are received a	ind ninth bit can	be used as pa	rity bit				
		<u>is mode 8-bit (F</u>	<u>(X9 = 0)</u> :								
	Don't care										
bit 2		FERR: Framing Error bit									
	1 = Framing 0 = No frami	•	pdated by rea	ading RCREG	register and rec	eive next valid	byte)				
bit 1	OERR: Over	run Error bit									
	1 = Overrun 0 = No overr	error (can be c un error	leared by clea	aring bit CREN	)						
bit 0	RX9D: Ninth	bit of Received	Data								
	This can be address/data bit or a parity bit and must be calculated by user firmware.										

# REGISTER 15-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER<sup>(1)</sup>

R-0	R-1	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN
bit 7							bit 0
Legend: R = Readable	hit	W = Writable b	.it	II = I Inimplem	ented bit, read a	ae 'O'	
-n = Value at F		'1' = Bit is set	ni (	'0' = Bit is clea		x = Bit is unkr	own
	OIX						
bit 7	Asynchronou 1 = Auto-bau	d timer overflowe d timer did not ov	d				
bit 6	<u>Asynchronou</u> 1 = Receiver	is Idle as been detected	d and the rece	eiver is active			
bit 5	Asynchronous 1 = Receive of 0 = Receive of Synchronous 1 = Data (DT)	data (RX) is inver data (RX) is not ir	ted (active-loo nverted (active ve-low)				
bit 4	Asynchronou: 1 = Idle state 0 = Idle state <u>Synchronous</u> 1 = Data char	for transmit (TX) for transmit (TX) <u>mode</u> : nges on the fallin	is low is high g edge of the				
bit 3	<b>BRG16:</b> 16-b 1 = 16-bit Ba	nges on the rising it Baud Rate Ger aud Rate Genera ud Rate Generato	nerator bit tor is used (S	PBRGH:SPBRG	-		JUCK
bit 2	Unimplemen	ted: Read as '0'					
bit 1	edge. Wl	<u>s mode</u> : is waiting for a f JE will automatic is operating norm	ally clear on t		be received but	RCIF will be s	et on the falling
bit 0	<u>Asynchronou</u> 1 = Auto-Bau	ud Detect mode i ud Detect mode i	s enabled (cle	ears when auto-t	paud is complete	e)	

# REGISTER 15-3: BAUDCON: BAUD RATE CONTROL REGISTER

# 15.3 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDCON register selects 16-bit mode.

The SPBRGH:SPBRG register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TXSTA register and the BRG16 bit of the BAUDCON register. In Synchronous mode, the BRGH bit is ignored.

Table 15-3 contains the formulas for determining the baud rate. Example 15-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various asynchronous modes have been computed for your convenience and are shown in Table 15-5. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPBRGH, SPBRG register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate. If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is Idle before changing the system clock.

# EXAMPLE 15-1: CALCULATING BAUD RATE ERROR

For a device with FOSC of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:  $Desired Baud Rate = \frac{FOSC}{64([SPBRGH:SPBRG] + 1)}$ Solving for SPBRGH:SPBRG:  $X = \left(\frac{FOSC}{64* (Desired Baud Rate)}\right)^{-1}$  $= \left(\frac{-16,000,000}{64* 9600}\right)^{-1}$ = [25.042] = 25Calculated Baud Rate =  $\frac{16000000}{64(25 + 1)}$ = 9615Error =  $\frac{Calc. Baud Rate - Desired Baud Rate}{Desired Baud Rate}$  $= \frac{(9615 - 9600)}{9600} = 0.16\%$ 

C	Configuration Bits           SYNC         BRG16         BRGH		BRG/EUSART Mode	Baud Rate Formula				
SYNC			BRG/EUSART Mode					
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]				
0	0	1	8-bit/Asynchronous					
0	1	0	16-bit/Asynchronous	Fosc/[16 (n+1)]				
0	1	1	16-bit/Asynchronous					
1	0	x	8-bit/Synchronous	Fosc/[4 (n+1)]				
1	1 1 x		16-bit/Synchronous					

# TABLE 15-3: BAUD RATE FORMULAS

**Legend:** x = Don't care, n = value of SPBRGH, SPBRG register pair

# TABLE 15-4: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
BAUDCON	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	—	WUE	ABDEN	259	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	259	
SPBRG	EUSART E	aud Rate G	Generator R	egister, Lov	v Byte				259	
SPBRGH	RGH EUSART Baud Rate Generator Register, High Byte									
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	259	

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

					SYNC	<b>=</b> 0, BRGH	<b>i =</b> 0, BRC	<b>G16 =</b> 0				
BAUD	Fosc	= 48.00	0 MHz	Fosc = 18.432 MHz			Fosc = 12.000 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300			_			_		_	_		_	_
1200	—	_	_	1200	0.00	239	1202	0.16	155	1200	0.00	143
2400	—	_	_	2400	0.00	119	2404	0.16	77	2400	0.00	71
9600	9615	0.16	77	9600	0.00	29	9375	-2.34	19	9600	0.00	17
10417	10417	0.00	71	10286	-1.26	27	10417	0.00	17	10165	-2.42	16
19.2k	19.23k	0.16	38	19.20k	0.00	14	18.75k	-2.34	9	19.20k	0.00	8
57.6k	57.69k	0.16	12	57.60k	0.00	7	—	_	_	57.60k	0.00	2
115.2k	—	—	—		_	—	_	—	—	_	—	_

#### TABLE 15-5: BAUD RATES FOR ASYNCHRONOUS MODES

					SYNC	<b>C =</b> 0, <b>BRG</b>	I = 0, BRG	<b>616 =</b> 0				
BAUD	Fos	c = 8.000	) MHz	Fosc = 4.000 MHz			Fosc	: = 3.686	4 MHz	Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_	300	0.16	207	300	0.00	191	300	0.16	51
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	—	_	_
9600	9615	0.16	12	—	_	_	9600	0.00	5	—	_	_
10417	10417	0.00	11	10417	0.00	5	_	_	_	_	_	_
19.2k	_	_	_	—	_	_	19.20k	0.00	2	_	_	_
57.6k	—	_	—	—	—	—	57.60k	0.00	0	—	_	—
115.2k	—	_	_	—	_	_	—		_	—	_	—

					SYNC	<b>; =</b> 0, <b>BRG</b>	I = 1, BRG	<b>616 =</b> 0				
BAUD	Foso	: = 48.00	0 MHz	Fosc = 18.432 MHz			Foso	: = 12.00	0 MHz	Fosc = 11.0592 MHz		
RATE	Actual % value A		Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	—	_	—		_	—		—	—		—	
1200	—	—	—	—	—	—	—	—	—	—	—	—
2400	—	—	—	—	—	—	_	_	_	_	_	_
9600	_	_	_	9600	0.00	119	9615	0.16	77	9600	0.00	71
10417	_	_	_	10378	-0.37	110	10417	0.00	71	10473	0.53	65
19.2k	19.23k	0.16	155	19.20k	0.00	59	19.23k	0.16	38	19.20k	0.00	35
57.6k	57.69k	0.16	51	57.60k	0.00	19	57.69k	0.16	12	57.60k	0.00	11
115.2k	115.38k	0.16	25	115.2k	0.00	9		_	_	115.2k	0.00	5

					SYNC	<b>=</b> 0, BRGH	I = 1, BRO	<b>G16 =</b> 0				
BAUD	Fos	c = 8.000	) MHz	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	-	_	—	_		_		_	_	300	0.16	207
1200	—	—	—	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	_	_
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	_	_	_
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	—	_	_
115.2k	—	_	_	_	—	—	115.2k	0.00	1		_	—

# TABLE 15-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

		SYNC = 0, BRGH = 0, BRG16 = 1												
BAUD	Foso	= 48.00	0 MHz	Fosc = 18.432 MHz			Fosc	= 12.00	0 MHz	Fosc = 11.0592 MHz				
RATE	Actual Rate	% Error	SPBRGH :SPBRG (decimal)	Actual Rate	Rate Error (		Actual Rate	% Error	SPBRGH :SPBRG (decimal)	Actual Rate	% Error	SPBRGH :SPBRG (decimal)		
300	300.0	0.00	9999	300.0	0.00	3839	300	0.00	2499	300.0	0.00	2303		
1200	1200.1	0.00	2499	1200	0.00	959	1200	0.00	624	1200	0.00	575		
2400	2400	0.00	1249	2400	0.00	479	2404	0.16	311	2400	0.00	287		
9600	9615	0.16	311	9600	0.00	119	9615	0.16	77	9600	0.00	71		
10417	10417	0.00	287	10378	-0.37	110	10417	0.00	71	10473	0.53	65		
19.2k	19.23k	0.16	155	19.20k	0.00	59	19.23k	0.16	38	19.20k	0.00	35		
57.6k	57.69k	0.16	51	57.60k	0.00	19	57.69k	0.16	12	57.60k	0.00	11		
115.2k	115.38k	0.16	25	115.2k	0.00	9	_	_	_	115.2k	0.00	5		

					SYNC	<b>; =</b> 0, <b>BRG</b>	l = 0, BRC	<b>616 =</b> 1				
BAUD	Fos	c = 8.000	) MHz	Fosc = 4.000 MHz			Foso	: = 3.686	4 MHz	Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRGH :SPBRG (decimal)	Actual Rate	% Error	SPBRGH :SPBRG (decimal)	Actual Rate	% Error	SPBRGH :SPBRG (decimal)	Actual Rate	% Error	SPBRGH :SPBRG (decimal)
300	299.9	-0.02	1666	300.1	0.04	832	300.0	0.00	767	300.5	0.16	207
1200	1199	-0.08	416	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	_	_	_
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19.23k	0.16	25	19.23k	0.16	12	19.20k	0.00	11	_	_	_
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	—	_	_
115.2k	—	_	_	—	_	_	115.2k	0.00	1	—	_	_

				SYNC = 0	, BRGH	= 1, BRG16	= 1 or SY	<b>'NC =</b> 1,	BRG16 = 1	_		
BAUD	Foso	= 48.00	0 MHz	Fosc = 18.432 MHz			Fosc	: = 12.00	0 MHz	Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRGH :SPBRG (decimal)	Actual Rate	% Error	SPBRGH :SPBRG (decimal)	Actual Rate	% Error	SPBRGH :SPBRG (decimal)	Actual Rate	% Error	SPBRGH :SPBRG (decimal)
300	300	0.00	39999	300.0	0.00	15359	300	0.00	9999	300.0	0.00	9215
1200	1200	0.00	9999	1200	0.00	3839	1200	0.00	2499	1200	0.00	2303
2400	2400	0.00	4999	2400	0.00	1919	2400	0.00	1249	2400	0.00	1151
9600	9600	0.00	1249	9600	0.00	479	9615	0.16	311	9600	0.00	287
10417	10417	0.00	1151	10425	0.08	441	10417	0.00	287	10433	0.16	264
19.2k	19.20k	0.00	624	19.20k	0.00	239	19.23k	0.16	155	19.20k	0.00	143
57.6k	57.69k	0.16	207	57.60k	0.00	79	57.69k	0.16	51	57.60k	0.00	47
115.2k	115.38k	0.16	103	115.2k	0.00	39	115.38k	0.16	25	115.2k	0.00	23

				SYNC = 0	, BRGH	= 1, BRG16	6 = 1 or SYNC = 1, BRG16 = 1							
BAUD	Fos	c = 8.000	) MHz	Fosc = 4.000 MHz			Foso	: = 3.686	4 MHz	Fosc = 1.000 MHz				
RATE	Actual Rate	% Error	SPBRGH :SPBRG (decimal)	Actual Rate	% Error	SPBRGH :SPBRG (decimal)	Actual Rate	% Error	SPBRGH :SPBRG (decimal)	Actual Rate	% Error	SPBRGH :SPBRG (decimal)		
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832		
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207		
2400	2401	0.04	832	2398	0.08	416	2400	0.00	383	2404	0.16	103		
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25		
10417	10417	0.00	191	10417	0.00	95	10473	0.53	87	10417	0.00	23		
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12		
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	—	_	_		
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	—	_	_		

### 15.3.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U"), which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDCON register starts the auto-baud calibration sequence (Figure 15-6). While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Table 15-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGH:SPBRG register pair, the ABDEN bit is automatically cleared, and the RCIF interrupt flag is set. A read operation on the RCREG needs to be performed to clear the RCIF interrupt. RCREG content should be discarded. When calibrating for modes that do not use the SPBRGH register the user can verify that the SPBRG register did not overflow by checking for 00h in the SPBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 15-6. During ABD, both the SPBRGH and SPBRG registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGH and SPBRG registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte following the Break character (see Section 15.3.3 "Auto-Wake-up on Break").
  - It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
  - 3: During the auto-baud process, the auto-baud counter starts counting at 1. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGH:SPBRG register pair.

#### TABLE 15-6: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

**Note:** During the ABD sequence, SPBRG and SPBRGH registers are both used as a 16-bit counter, independent of BRG16 setting.

#### FIGURE 15-6: AUTOMATIC BAUD RATE CALIBRATION

BRG Value	XXXXh	0000h	<u>;000000000000000000000000000000000000</u>	001Ch
RX pin		Start	Edge #1Edge #2Edge #3Edge #4 bit 0bit 2bit 3bit 4bit 5bit 6bit 7	Edge #5
BRG Clock				
	Set by User —			Auto Cleared
ABDEN bit	`	J		
RCIDL		, , ,		, , ,
RCIF bit		ı L		
(Interrupt)		I I		
Read		1 1		
RCREG		1		<b>X</b>
SPBRG		1	XXh	C 1Ch
SPBRGH		•	XXh	00h

# 15.3.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUDCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPBRGH:SPBRG register pair. After the ABDOVF has been set, the counter continues to count until the fifth rising edge is detected on the RX pin. Upon detecting the fifth RX edge, the hardware will set the RCIF Interrupt Flag and clear the ABDEN bit of the BAUDCON register. The RCIF flag can be subsequently cleared by reading the RCREG register. The ABDOVF flag of the BAUDCON register can be cleared by software directly.

To terminate the auto-baud process before the RCIF flag is set, clear the ABDEN bit then clear the ABDOVF bit of the BAUDCON register. The ABDOVF bit will remain set if the ABDEN bit is not cleared first.

# 15.3.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 15-7), and asynchronously if the device is in Sleep mode (Figure 15-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

# 15.3.3.1 Special Considerations

#### Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be 10 or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.


### Oscillator Startup Time


Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

### WUE Bit

The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared by hardware by a rising edge on RX/DT. The interrupt condition is then cleared by software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.





**RECEIVING A BREAK CHARACTER** 

The Enhanced EUSART module can receive a Break

The first method to detect a Break character uses the

FERR bit of the RCSTA register and the Received data

as indicated by RCREG. The Baud Rate Generator is

assumed to have been initialized to the expected baud

The second method uses the Auto-Wake-up feature

described in Section 15.3.3 "Auto-Wake-up on Break". By enabling this feature, the EUSART will

sample the next two transitions on RX/DT, cause an

RCIF interrupt, and receive the next data byte followed

Note that following a Break character, the user will

typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of

the BAUDCON register before placing the EUSART in

A Break character has been received when;

15.3.5

rate.

character in two ways.

RCIF bit is set

FERR bit is set

RCREG = 00h

by another interrupt.

Sleep mode.

# 15.3.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTA register. The Break character transmission is then initiated by a write to the TXREG. The value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTA register indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 15-9 for the timing of the Break character sequence.

#### 15.3.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

#### Write to TXREG Dummy Write **BRG** Output (Shift Clock) TX (pin) Start bit bit 0 bit 1 Stop bit Break TXIF bit (Transmit interrupt Flag) TRMT bit (Transmit Shift Reg. Empty Flag) SENDB Sampled Here Auto Cleared SENDB (send Break control bit)

# FIGURE 15-9: SEND BREAK CHARACTER SEQUENCE

# 15.4 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

#### 15.4.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for synchronous master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART. If the RX/DT or TX/CK pins are shared with an analog peripheral the analog I/O functions must be disabled by clearing the corresponding ANSEL bits.

The TRIS bits corresponding to the RX/DT and TX/CK pins should be set.

#### 15.4.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

### 15.4.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the CKTXP bit of the BAUDCON register. Setting the CKTXP bit sets the clock Idle state as high. When the CKTXP bit is set, the data changes on the falling edge of each clock and is sampled on the rising edge of each clock. Clearing the CKTXP bit sets the Idle state as low. When the CKTXP bit is cleared, the data changes on the rising edge of each clock and is sampled on the falling edge of each clock.

#### 15.4.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.

A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.


Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

**Note:** The TSR register is not mapped in data memory, so it is not available to the user.

#### 15.4.1.4 Data Polarity


The polarity of the transmit and receive data can be controlled with the DTRXP bit of the BAUDCON register. The default state of this bit is '0' which selects high true transmit and receive data. Setting the DTRXP bit to '1' will invert the data resulting in low true transmit and receive data.

- 15.4.1.5 Synchronous Master Transmission Set-up:
- Initialize the SPBRGH, SPBRG register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 15.3 "EUSART Baud Rate Generator (BRG)").
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC. Set the TRIS bits corresponding to the RX/DT and TX/CK I/O pins.
- 3. Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. If interrupts are desired, set the TXIE, GIE and PEIE interrupt enable bits.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXREG register.



### FIGURE 15-10: SYNCHRONOUS TRANSMISSION

#### FIGURE 15-11: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
BAUDCON	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	—	WUE	ABDEN	259
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	257
IPR1		ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	260
PIE1		ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	260
PIR1		ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	260
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	259
SPBRG	EUSART B	aud Rate G	enerator Re	gister, Low	Byte				259
SPBRGH	EUSART B	Baud Rate G	enerator Re	gister, High	Byte				259
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	260
TXREG	EUSART T	ransmit Reg	ister						259
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	259

#### TABLE 15-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

#### 15.4.1.6 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver must be disabled by setting the corresponding TRIS bits when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTA register) or the Continuous Receive Enable bit (CREN of the RCSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are unread characters in the receive FIFO.

#### 15.4.1.7 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver must be disabled by setting the associated TRIS bit when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

#### 15.4.1.8 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens the OERR bit of the RCSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

### 15.4.1.9 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift 9-bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the 8 Least Significant bits from the RCREG.

# 15.4.1.10 Synchronous Master Reception Set-up:

- 1. Initialize the SPBRGH, SPBRG register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC. Disable RX/DT and TX/CK output drivers by setting the corresponding TRIS bits.

- 3. Ensure bits CREN and SREN are clear.
- 4. If using interrupts, set the GIE and PEIE bits of the INTCON register and set RCIE.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- 7. Interrupt flag bit RCIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

### FIGURE 15-12: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

RX/DT pin	bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7	
TX/CK pin (SCKP = 0)		
TX/CK pin (SCKP = 1)		
Write to bit SREN	ſ	
SREN bit		
CREN bit		ʻ0'
RCIF bit (Interrupt) ———		
Read RXREG		
Note: Timing	g diagram demonstrates Sync Master mode with bit SREN = 1 and bit BRGH = $0$ .	

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
BAUDCON	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16		WUE	ABDEN	259
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	257
IPR1	_	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	260
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	260
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	260
RCREG	EUSART R	eceive Regi	ster						259
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	259
SPBRG	EUSART B	aud Rate Ge	enerator Re	gister, Low E	Byte				259
SPBRGH	EUSART Baud Rate Generator Register, High Byte								259
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	259
Lonondu					ro not upod				

#### TABLE 15-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

# 15.4.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART. If the RX/DT or TX/CK pins are shared with an analog peripheral the analog I/O functions must be disabled by clearing the corresponding ANSEL bits.

RX/DT and TX/CK pin output drivers must be disabled by setting the corresponding TRIS bits.

# 15.4.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see **Section 15.4.1.3 "Synchronous Master Transmission")**, except in the case of the Sleep mode. If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in TXREG register.
- 3. The TXIF bit will not be set.
- After the first character has been shifted out of TSR, the TXREG register will transfer the second character to the TSR and the TXIF bit will now be set.
- 5. If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.
- 15.4.2.2 Synchronous Slave Transmission Set-up:
- Set the SYNC and SPEN bits and clear the CSRC bit. Set the TRIS bits corresponding to the RX/DT and TX/CK I/O pins.
- 2. Clear the CREN and SREN bits.
- 3. If using interrupts, ensure that the GIE and PEIE bits of the INTCON register are set and set the TXIE bit.
- 4. If 9-bit transmission is desired, set the TX9 bit.
- 5. Enable transmission by setting the TXEN bit.
- 6. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 7. Start transmission by writing the Least Significant 8 bits to the TXREG register.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
BAUDCON	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16		WUE	ABDEN	259
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	257
IPR1	—	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	260
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	260
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	260
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	259
SPBRG	EUSART B	aud Rate G	enerator Re	gister, Low	Byte				259
SPBRGH	EUSART B	aud Rate G	enerator Re	gister, High	Byte				259
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	260
TXREG	EUSART Transmit Register								259
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	259

#### TABLE 15-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

# 15.4.2.3 EUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 15.4.1.6 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is never Idle
- SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

- 15.4.2.4 Synchronous Slave Reception Set-up:
- Set the SYNC and SPEN bits and clear the CSRC bit. Set the TRIS bits corresponding to the RX/DT and TX/CK I/O pins.
- If using interrupts, ensure that the GIE and PEIE bits of the INTCON register are set and set the RCIE bit.
- 3. If 9-bit reception is desired, set the RX9 bit.
- 4. Set the CREN bit to enable reception.
- The RCIF bit will be set when reception is complete. An interrupt will be generated if the RCIE bit was set.
- 6. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTA register.
- 7. Retrieve the 8 Least Significant bits from the receive FIFO by reading the RCREG register.
- 8. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
BAUDCON	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	259
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	257
IPR1	—	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	260
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	260
PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	260
RCREG	EUSART R	leceive Regi	ster						259
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	259
SPBRG	EUSART Baud Rate Generator Register, Low Byte								259
SPBRGH	EUSART Baud Rate Generator Register, High Byte								259
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	259

# TABLE 15-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

NOTES:


# 16.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESL and ADRESH).

The ADC voltage reference is software selectable to either VDD, or a voltage applied to the external reference pins.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.

Figure 16-1 shows the block diagram of the ADC.



### FIGURE 16-1: ADC BLOCK DIAGRAM

# 16.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- · Port configuration
- · Channel selection
- · ADC voltage reference selection
- ADC conversion clock source
- · Interrupt control
- · Results formatting

#### 16.1.1 PORT CONFIGURATION

The ANSEL, ANSELH, TRISA, TRISB and TRISE registers all configure the A/D port pins. Any port pin needed as an analog input should have its corresponding ANSx bit set to disable the digital input buffer and TRISx bit set to disable the digital output driver. If the TRISx bit is cleared, the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the ANSx bits and the TRIS bits.

- Note 1: When reading the PORT register, all pins with their corresponding ANSx bit set read as cleared (a low level). However, analog conversion of pins configured as digital inputs (ANSx bit cleared and TRISx bit set) will be accurately converted.
  - 2: Analog levels on any pin with the corresponding ANSx bit cleared may cause the digital input buffer to consume current out of the device's specification limits.

#### 16.1.2 CHANNEL SELECTION

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 16.2 "ADC Operation"** for more information.

#### 16.1.3 ADC VOLTAGE REFERENCE

The PVCFG and NVCFG bits of the ADCON1 register provide independent control of the positive and negative voltage references, respectively. The positive voltage reference can be either VDD, FVR or an external voltage source. The negative voltage reference can be either Vss or an external voltage source.

# 16.1.4 SELECTING AND CONFIGURING ACQUISITION TIME

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set.

Acquisition time is set with the ACQT<2:0> bits of the ADCON2 register. Acquisition delays cover a range of 2 to 20 TAD. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there is no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

Manual acquisition is selected when ACQT<2:0> = 0.00. When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This option is also the default Reset state of the ACQT<2:0> bits and is compatible with devices that do not offer programmable acquisition times.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. When an acquisition time is programmed, there is no indication of when the acquisition time ends and the conversion begins.

# 16.1.5 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON2 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11 TAD periods as shown in Figure 16-3.

For correct conversion, the appropriate TAD specification must be met. See A/D conversion requirements in Table 25-9 for more information. Table 16-1 gives examples of appropriate ADC clock selections.

**Note:** Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

### 16.1.6 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital Conversion. The ADC interrupt flag is the ADIF bit in the PIR1 register. The ADC interrupt enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared by software.

**Note:** The ADIF bit is set at the completion of every conversion, regardless of whether or not the ADC interrupt is enabled.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the global interrupt must be disabled. If the global interrupt is enabled, execution will switch to the Interrupt Service Routine. Please see **Section 16.1.6** "Interrupts" for more information.

# TABLE 16-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

ADC Clock I	Period (TAD)	Device Frequency (Fosc)					
ADC Clock Source ADCS<2:0>		48 MHz 16 MHz		4 MHz	1 MHz		
Fosc/2	000	41.67 ns <sup>(2)</sup>	125 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	2.0 μs		
Fosc/4	100	83.33 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	1.0 μs	4.0 μs		
Fosc/8	001	167 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	2.0 μs	8.0 μs <sup>(3)</sup>		
Fosc/16	101	333 ns <sup>(2)</sup>	1.0 μs	4.0 μs	16.0 μs <sup>(3)</sup>		
Fosc/32	010	667 ns <sup>(2)</sup>	2.0 μs	8.0 μs <sup>(3)</sup>	32.0 μs <sup>(3)</sup>		
Fosc/64	110	1.33 μs	4.0 μs	16.0 μs <sup>(3)</sup>	64.0 μs <sup>(3)</sup>		
FRC	x11	1-4 μs <sup>(1,4)</sup>	1-4 μs <sup>(1,4)</sup>	1-4 μs <sup>(1,4)</sup>	1-4 μs <sup>(1,4)</sup>		

**Legend:** Shaded cells are outside of recommended range.


- **Note 1:** The FRC source has a typical TAD time of 1.7  $\mu$ s.
  - **2:** These values violate the minimum required TAD time.
  - 3: For faster conversion times, the selection of another clock source is recommended.
  - 4: When the device frequency is greater than 1 MHz, the FRC clock source is only recommended if the conversion will be performed during Sleep.

# 16.1.7 RESULT FORMATTING

The 10-bit A/D conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON2 register controls the output format.

Figure 16-2 shows the two output formats.

#### FIGURE 16-2: 10-BIT A/D CONVERSION RESULT FORMAT



# 16.2 ADC Operation


#### 16.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/ DONE bit of the ADCON0 register to a '1' will, depending on the ACQT bits of the ADCON2 register, either immediately start the Analog-to-Digital conversion or start an acquisition delay followed by the Analog-to-Digital conversion. Figure 16-3 shows the operation of the A/D converter after the GO bit has been set and the ACQT<2:0> bits are cleared. A conversion is started after the following instruction to allow entry into SLEEP mode before the conversion begins.


Figure 16-4 shows the operation of the A/D converter after the GO bit has been set and the ACQT<2:0> bits are set to '010' which selects a 4 TAD acquisition time before the conversion starts.

Note:	The GO/DONE bit should not be set in the same instruction that turns on the ADC.
	Refer to Section 16.2.9 "A/D Conversion Procedure".

# FIGURE 16-3: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)



# FIGURE 16-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



### 16.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF flag bit
- Update the ADRESH:ADRESL registers with new conversion result

#### 16.2.3 DISCHARGE

The discharge phase is used to initialize the value of the capacitor array. The array is discharged after every sample. This feature helps to optimize the unity-gain amplifier, as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measure values.

#### 16.2.4 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared by software. The ADRESH:ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Unconverted bits will match the last bit converted.

**Note:** A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

#### 16.2.5 DELAY BETWEEN CONVERSIONS

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, the currently selected channel is reconnected to the charge holding capacitor commencing the next acquisition.

#### 16.2.6 ADC OPERATION IN POWER-MANAGED MODES

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT<2:0> and ADCS<2:0> bits in ADCON2 should be updated in accordance with the clock source to be used in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D FRC clock source should be selected.

### 16.2.7 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

### 16.2.8 SPECIAL EVENT TRIGGER

The CCP1 Special Event Trigger allows periodic ADC measurements without software intervention. When this trigger occurs, the GO/DONE bit is set by hardware and the Timer1 or Timer3 counter resets to zero.

Using the Special Event Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

See **Section 13.3.4 "Special Event Trigger**" for more information.

# PIC18F1XK22/LF1XK22

### 16.2.9 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
  - Disable pin output driver (See TRIS register)
  - Configure pin as analog
- 2. Configure the ADC module:
  - Select ADC conversion clock
  - · Configure voltage reference
  - Select ADC input channel
  - · Select result format
  - · Select acquisition delay
  - Turn on ADC module
- 3. Configure ADC interrupt (optional):
  - · Clear ADC interrupt flag
  - Enable ADC interrupt
  - Enable peripheral interrupt
  - Enable global interrupt<sup>(1)</sup>
- 4. Wait the required acquisition time<sup>(2)</sup>.
- 5. Start conversion by setting the GO/DONE bit.
- 6. Wait for ADC conversion to complete by one of the following:
  - Polling the GO/DONE bit
  - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).
  - Note 1: The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.
    - Software delay required if ACQT bits are set to zero delay. See Section 16.3 "A/D Acquisition Requirements".

#### EXAMPLE 16-1: A/D CONVERSION

;This code block configures the ADC ;for polling, Vdd and Vss as reference, Frc clock and AN4 input. ; ;Conversion start & polling for completion ; are included. ; MOVLW B'10101111' ;right justify, Frc, MOVWF ADCON2 ; & 12 TAD ACQ time MOVLW B'00000000' ;ADC ref = Vdd,Vss

MOVWF	ADCON1	;
BSF	TRISC,0	;Set RCO to input
BSF	ANSEL,4	;Set RCO to analog
MOVLW	B'00010001'	;AN4, ADC on
MOVWF	ADCON0	;
BSF	ADCON0,GO	;Start conversion
ADCPoll:		
BTFSC	ADCON0,GO	; Is conversion done?
BRA	ADCPoll	;No, test again
; Result	is complete -	- store 2 MSbits in
; RESULTH	I and 8 LSbit	s in RESULTLO
MOVFF	ADRESH, RESUI	THI
MOVFF	ADRESL,RESUI	JTLO

#### 16.2.10 ADC REGISTER DEFINITIONS

The following registers are used to control the operation of the ADC.

Note:	Analog pin control is performed by the ANSEL and ANSELH registers. For ANSEL						
	0						
	and ANSELH registers, see Register 8-14						
	and Register 8-15, respectively.						

# REGISTER 16-1: ADCON0: A/D CONTROL REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7-6 Unimplemented: Read as '0'

bit 5-2	CHS<3:0>: Analog Channel Select bits
	0000 <b>= ANO</b>
	0001 <b>= AN1</b>
	0010 <b>= AN2</b>
	0011 <b>= AN3</b>
	0100 <b>= AN4</b>
	0101 <b>= AN5</b>
	0110 <b>= AN6</b>
	0111 <b>= AN7</b>
	1000 <b>= AN8</b>
	1001 <b>= AN9</b>
	1010 = AN10
	1011 = AN11
	1100 = Reserved
	1101 = Reserved 1110 = DAC
	1110 = DAC 1111 = FVR
bit 1	GO/DONE: A/D Conversion Status bit
	<ul> <li>1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle. This bit is automatically cleared by hardware when the A/D conversion has completed.</li> </ul>
	0 = A/D conversion completed/not in progress
bit 0	ADON: ADC Enable bit
	1 = ADC is enabled
	0 = ADC is disabled and consumes no operating current
Note 1:	Selecting reserved channels will yield unpredictable results as unimplemented input channels ar

Note 1: Selecting reserved channels will yield unpredictable results as unimplemented input channels are left floating.

# REGISTER 16-2: ADCON1: A/D CONTROL REGISTER 1

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
				PVCFG1	PVCFG0	NVCFG1	NVCFG0
bit 7							bit C
Legend:							
R = Readabl	le bit	W = Writable b	it	U = Unimpler	nented bit, read	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 1-0	01 = Positiv 10 = Positiv 11 = Reser	ve voltage referend ve voltage referend ve voltage referend rved. <b>0&gt;:</b> Negative Volta	ce supplied e ce supplied i	externally throug nternally throug	gh VREF+ pin.		
511-5	00 <b>= Positi</b>	ve voltage referend ve voltage referend rved.	ce supplied i	nternally by Vss			

R/W-0	) U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
ADFN	— —	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0				
bit 7							bit (				
<u> </u>											
Legend: R = Read	able hit	W = Writable	bit	II – I Inimpler	mented bit, rea	ad as '0'					
-n = Value		'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown				
		1 - Dit 13 30			arcu		nown				
bit 7	ADFM: A/D	Conversion Re	sult Format Se	lect bit							
		1 = Right justified									
	•	0 = Left justified									
bit 6	•	nted: Read as									
bit 5-3		ACQT<2:0>: A/D Acquisition Time Select bits. Acquisition time is the duration that the A/D charge									
		holding capacitor remains connected to A/D channel from the instant the GO/DONE bit is set until conversions begins.									
	$000 = 0^{(1)}$	begins.									
		000 = 0.07 001 = 2  Tad									
		010 = 4 TAD									
	011 <b>= 6 T</b> AD										
	100 <b>= 8 Tad</b>										
	101 <b>= 12 T</b> AI	D									
		110 <b>= 16 TAD</b>									
	111 <b>= 20 T</b> AI	D									
bit 2-0		ADCS<2:0>: A/D Conversion Clock Select bits									
		000 <b>= Fosc/2</b>									
		001 = Fosc/8									
		010 = Fosc/32									
		011 = FRC <sup>(1)</sup> (clock derived from a dedicated internal oscillator = 600 kHz nominal) 100 = Fosc/4									
		100 = FOSC/4 101 = FOSC/16									
		101 = FOSC/10 110 = FOSC/64									
		) (clock derived	from a dedica	ted internal osc	cillator = 600 k	Hz nominal)					
Note 1:	When the A/D clock source is selected as FRC then the start of conversion is delayed by one instruction cycle after the GO/DONE bit is set to allow the SLEEP instruction to be executed.										

# REGISTER 16-3: ADCON2: A/D CONTROL REGISTER 2

#### **REGISTER 16-4:** ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
ADRES9	ADRES8	ADRES7	ADRES6	ADRES5	ADRES4	ADRES3	ADRES2	
bit 7		•	1				bit 0	
Legend:								
R = Readable bit		W = Writable bi	t	U = Unimplemented bit, read as '0'				

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-0 ADRES<9:2>: ADC Result Register bits Upper 8 bits of 10-bit conversion result

### REGISTER 16-5: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
ADRES1	ADRES0	—	_	—	_	—	_
bit 7	•						bit 0
Legend:							
R = Readable bit W		W = Writable bit		U = Unimplemented bit, read		s 'O'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared x =		x = Bit is unknow	wn

bit 7-6	ADRES<1:0>: ADC Result Register bits
	Lower 2 bits of 10-bit conversion result
bit 5-0	Reserved: Do not use.

#### REGISTER 16-6: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

R/W-x	R/W-x						
—	_	—	—	—	—	ADRES9	ADRES8
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-2 Reserved: Do not use.

bit 1-0 ADRES<9:8>: ADC Result Register bits Upper 2 bits of 10-bit conversion result

### REGISTER 16-7: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

| R/W-x  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ADRES7 | ADRES6 | ADRES5 | ADRES4 | ADRES3 | ADRES2 | ADRES1 | ADRES0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-0 ADRES<7:0>: ADC Result Register bits Lower 8 bits of 10-bit conversion result

# 16.3 A/D Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 16-5. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 16-5. The maximum recommended impedance for analog sources is 10 k $\Omega$ . As the source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed),

an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 16-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

### EQUATION 16-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = 50°C and external impedance of 10k 
$$\Omega$$
 3.0V VDD  

$$TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
= TAMP + TC + TCOFF
= 5 µs + TC + [(Temperature - 25°C)(0.05µs/°C)]
The value for TC can be approximated with the following equations:
$$V_{APPLIED}\left(1 - \frac{1}{2047}\right) = V_{CHOLD} \qquad :[1] V_{CHOLD} charged to within 1/2 lsb
V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{CHOLD} \qquad :[2] V_{CHOLD} charge response to VAPPLIED
$$V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{2047}\right) \qquad :combining [1] and [2]$$
Solving for TC:  

$$TC = -C_{HOLD}(RIC + RSS + RS) \ln(1/2047)$$

$$= -13.5pF(1k\Omega + 700\Omega + 10k\Omega) \ln(0.0004885)$$

$$= 1.20\mu s$$$$$$

Therefore:

$$TACQ = 5\mu s + 1.20\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$
  
= 7.45\mu s


**Note 1:** The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 k $\Omega$ . This is required to meet the pin leakage specification.


© 2010 Microchip Technology Inc.

# PIC18F1XK22/LF1XK22

#### FIGURE 16-5: ANALOG INPUT MODEL







Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page		
ADRESH	RESH A/D Result Register, High Byte										
ADRESL	A/D Result	Register, Lo	w Byte						259		
ADCON0	_	-	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	259		
ADCON1		_	_	_	PVCFG1	PVCFG0	NVCFG1	NVCFG0	259		
ADCON2	ADFM	—	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	259		
ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	260		
ANSELH	_	_	—	_	ANS11	ANS10	ANS9	ANS8	260		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	257		
IPR1	_	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	260		
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	260		
PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	260		
TRISA	-	-	TRISA5	TRISA4	-	TRISA2	TRISA1	TRISA0	260		
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	-	-	-	-	260		
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	260		

<b>TABLE 16-2</b> :	<b>REGISTERS ASSOCIATED WITH A/D OPERATION</b>

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

NOTES:

# 17.0 COMPARATOR MODULE


Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. The comparators are very useful mixed signal building blocks because they provide analog functionality independent of the program execution. The Analog Comparator module includes the following features:


- · Independent comparator control
- Programmable input selection
- · Comparator output is available internally/externally
- Programmable output polarity
- Interrupt-on-change
- · Wake-up from Sleep
- Programmable Speed/Power optimization
- PWM shutdown
- · Programmable and fixed voltage reference

#### 17.1 Comparator Overview

A single comparator is shown in Figure 17-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.


#### FIGURE 17-1: SINGLE COMPARATOR





#### FIGURE 17-2: COMPARATOR C1 SIMPLIFIED BLOCK DIAGRAM





# **17.2 Comparator Control**

Each comparator has a separate control and Configuration register: CM1CON0 for Comparator C1 and CM2CON0 for Comparator C2. In addition, Comparator C2 has a second control register, CM2CON1, for controlling the interaction with Timer1 and simultaneous reading of both comparator outputs.

The CM1CON0 and CM2CON0 registers (see Registers 17-1 and 17-2, respectively) contain the control and status bits for the following:

- Enable
- · Input selection
- Reference selection
- Output selection
- Output polarity
- · Speed selection

#### 17.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

#### 17.2.2 COMPARATOR INPUT SELECTION

The CxCH<1:0> bits of the CMxCON0 register direct one of four analog input pins to the comparator inverting input.

Note:	To use CxIN+ and C12INx- pins as analog
	inputs, the appropriate bits must be set in
	the ANSEL register and the corresponding
	TRIS bits must also be set to disable the
	output drivers.

#### 17.2.3 COMPARATOR REFERENCE SELECTION

Setting the CxR bit of the CMxCON0 register directs an internal voltage reference or an analog input pin to the non-inverting input of the comparator. See **Section 20.0 "VOLTAGE REFERENCES"** for more information on the Internal Voltage Reference module.

#### 17.2.4 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CM2CON1 register. In order to make the output available for an external connection, the following conditions must be true:

- CxOE bit of the CMxCON0 register must be set
- · Corresponding TRIS bit must be cleared
- CxON bit of the CMxCON0 register must be set

- **Note 1:** The CxOE bit overrides the PORT data latch. Setting the CxON has no impact on the port override.
  - 2: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

#### 17.2.5 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

Table 17-1 shows the output state versus input conditions, including polarity control.

#### TABLE 17-1: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

Input Condition	CxPOL	CxOUT
CxVIN- > CxVIN+	0	0
CxVIN- < CxVIN+	0	1
CxVIN- > CxVIN+	1	1
CxVIN- < CxVIN+	1	0

#### 17.2.6 COMPARATOR SPEED SELECTION

The trade-off between speed or power can be optimized during program execution with the CxSP control bit. The default state for this bit is '1' which selects the normal speed mode. Device power consumption can be optimized at the cost of slower comparator propagation delay by clearing the CxSP bit to '0'.

#### 17.3 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in **Section 25.0 "Electrical Specifications"** for more details.

# 17.4 Comparator Interrupt Operation

The comparator interrupt flag can be set whenever there is a change in the output value of the comparator. Changes are recognized by means of a mismatch circuit which consists of two latches and an exclusiveor gate (see Figure 17-2 and Figure 17-3). One latch is updated with the comparator output level when the CMxCON0 register is read. This latch retains the value until the next read of the CMxCON0 register or the occurrence of a Reset. The other latch of the mismatch circuit is updated on every Q1 system clock. A mismatch condition will occur when a comparator output change is clocked through the second latch on the Q1 clock cycle. At this point the two mismatch latches have opposite output levels which is detected by the exclusive-or gate and fed to the interrupt circuitry. The mismatch condition persists until either the CMxCON0 register is read or the comparator output returns to the previous state.

- Note 1: A write operation to the CMxCON0 register will also clear the mismatch condition because all writes include a read operation at the beginning of the write cycle.
  - **2:** Comparator interrupts will operate correctly regardless of the state of CxOE.

The comparator interrupt is set by the mismatch edge and not the mismatch level. This means that the interrupt flag can be reset without the additional step of reading or writing the CMxCON0 register to clear the mismatch registers. When the mismatch registers are cleared, an interrupt will occur upon the comparator's return to the previous state, otherwise no interrupt will be generated.

Software will need to maintain information about the status of the comparator output, as read from the CMxCON0 register, or CM2CON1 register, to determine the actual change that has occurred. See Figures 17-4 and 17-5.

The CxIF bit of the PIR2 register is the comparator interrupt flag. This bit must be reset by software by clearing it to '0'. Since it is also possible to write a '1' to this register, an interrupt can be generated.


In mid-range Compatibility mode the CxIE bit of the PIE2 register and the PEIE and GIE bits of the INTCON register must all be set to enable comparator interrupts. If any of these bits are cleared, the interrupt is not enabled, although the CxIF bit of the PIR2 register will still be set if an interrupt condition occurs.

# 17.4.1 PRESETTING THE MISMATCH LATCHES


The comparator mismatch latches can be preset to the desired state before the comparators are enabled. When the comparator is off the CxPOL bit controls the CxOUT level. Set the CxPOL bit to the desired CxOUT non-interrupt level while the CxON bit is cleared. Then, configure the desired CxPOL level in the same instruction that the CxON bit is set. Since all register writes are performed as a Read-Modify-Write, the mismatch latches will be cleared during the instruction Read phase and the actual configuration of the CxON and CxPOL bits will be occur in the final Write phase.

# FIGURE 17-4: C

#### COMPARATOR INTERRUPT TIMING W/O CMxCON0 READ







Note 1: If a change in the CMxCON0 register (CxOUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CxIF interrupt flag of the PIR2 register may not get set.

> When either comparator is first enabled, bias circuitry in the comparator module may cause an invalid output from the comparator until the bias circuitry is stable. Allow about 1 μs for bias settling then clear the mismatch condition and interrupt flags before enabling comparator interrupts.

# 17.5 Operation During Sleep

The comparator, if enabled before entering Sleep mode, remains active during Sleep. The additional current consumed by the comparator is shown separately in **Section 25.0** "**Electrical Specifications**". If the comparator is not used to wake the device, power consumption can be minimized while in Sleep mode by turning off the comparator. Each comparator is turned off by clearing the CxON bit of the CMxCON0 register.

A change to the comparator output can wake-up the device from Sleep. To enable the comparator to wake the device from Sleep, the CxIE bit of the PIE2 register and the PEIE bit of the INTCON register must be set. The instruction following the SLEEP instruction always executes following a wake from Sleep. If the GIE bit of the INTCON register is also set, the device will then execute the Interrupt Service Routine.

## 17.6 Effects of a Reset

A device Reset forces the CMxCON0 and CM2CON1 registers to their Reset states. This forces both comparators and the voltage references to their Off states.

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
C10N	C1OUT	C10E	C1POL	C1SP	C1R	C1CH1	C1CH0					
bit 7							bit (					
Legend:												
R = Reada		W = Writable		•	mented bit, rea							
-n = Value	at POR	'1' = Bit is set	[	'0' = Bit is cle	ared	x = Bit is unki	nown					
bit 7	C1ON: Com	parator C1 Ena	ble bit									
		ator C1 is enabl ator C1 is disab										
bit 6	C1OUT: Cor	nparator C1 Ou	tput bit									
		(inverted pola										
		when C1VIN+ >										
		when C1VIN+ <										
		If C1POL = $0$ (non-inverted polarity): C1OUT = 1 when C1VIN+ > C1VIN-										
		when C1VIN+ <										
bit 5	C10E: Com	parator C1 Outp	out Enable bit									
		is present on th is internal only	e C1OUT pin <sup>(</sup>	1)								
bit 4	C1POL: Cor	nparator C1 Ou	Itput Polarity S	elect bit								
		logic is inverted logic is not inve										
bit 3	C1SP: Com	parator C1 Spee	ed/Power Sele	ect bit								
	1 = C1 opera	ates in normal p	ower, higher s	speed mode								
	0 = C1 opera	ates in low-pow	er, low-speed	mode								
bit 2	C1R: Compa	arator C1 Reference	ence Select bi	t (non-inverting	input)							
		connects to C1 connects to C12										
bit 1-0	C1CH<1:0>: Comparator C1 Channel Select bit											
		)- pin of C1 con										
		- pin of C1 con										
		2- pin of C1 con 3- pin of C1 con										
	11 - 012103			<b>v</b> -								
Note 1:	Comparator outp	ut requires the f	following three	conditions: C1	OE = 1, C10	N = 1 and corres	sponding por					

#### REGISTER 17-1: CM1CON0: COMPARATOR 1 CONTROL REGISTER 0

**Note 1:** Comparator output requires the following three conditions: C1OE = 1, C1ON = 1 and corresponding port TRIS bit = 0.

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH1	C2CH0				
bit 7							bit (				
Legend:	- h:4		L:4		nantad hit var						
R = Readable -n = Value at		W = Writable '1' = Bit is set		'0' = Bit is cle	nented bit, rea		2011/2				
	PUR	I = DILIS SEL			areu	x = Bit is unki	IOWII				
bit 7	C2ON: Comp	parator C2 Enal	ble bit								
		tor C2 is enable tor C2 is disabl									
bit 6	C2OUT: Corr	nparator C2 Out	tput bit								
		(inverted polar									
		when C2VIN+ >									
		vhen C2VIN+ < (non-inverted)									
	$\frac{\text{If C2POL} = 0 \text{ (non-inverted polarity):}}{\text{C2OUT} = 1 \text{ when C2Vin+ > C2Vin-}}$										
	C2OUT = 0 v	when C2VIN+ <	C2VIN-								
bit 5	C2OE: Comp	DE: Comparator C2 Output Enable bit									
		s present on C2	20UT pin <sup>(1)</sup>								
		s internal only									
bit 4		nparator C2 Ou	tput Polarity S	elect bit							
		ogic is inverted ogic is not inver	ted								
bit 3	C2SP: Comp	arator C2 Spee	d/Power Sele	ect bit							
	1 = C2 operates in normal power, higher speed mode										
	•	ites in low-powe	•								
bit 2	•			ts (non-inverting	g input)						
	1 = C2VIN+ connects to C2VREF 0 = C2VIN+ connects to C2IN+ pin										
bit 1-0		<b>C2CH&lt;1:0&gt;:</b> Comparator C2 Channel Select bits									
		- pin of C2 coni									
	01 = C12IN1	- pin of C2 con	nects to C2VIN	1-							
		- pin of C2 con									
	11 = C12IN3	- pin of C2 coni	nects to C2VIN	1-							


## REGISTER 17-2: CM2CON0: COMPARATOR 2 CONTROL REGISTER 0

**Note 1:** Comparator output requires the following three conditions: C2OE = 1, C2ON = 1 and corresponding port TRIS bit = 0.

# 17.7 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 17-6. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of  $10 \text{ k}\Omega$  is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.





2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.

### 17.8 Additional Comparator Features

There are four additional comparator features:

- Simultaneous read of comparator outputs
- Internal reference selection
- · Hysteresis selection
- Output Synchronization

#### 17.8.1 SIMULTANEOUS COMPARATOR OUTPUT READ

The MC1OUT and MC2OUT bits of the CM2CON1 register are mirror copies of both comparator outputs. The ability to read both outputs simultaneously from a single register eliminates the timing skew of reading separate registers.

Note 1:	Obtaining the status of C1OUT or C2OUT
	by reading CM2CON1 does not affect the
	comparator interrupt mismatch registers.

#### 17.8.2 INTERNAL REFERENCE SELECTION

There are two internal voltage references available to the non-inverting input of each comparator. One of these is the Fixed Voltage Reference (FVR) and the other is the variable Comparator Voltage Reference (CVREF). The CxRSEL bit of the CM2CON register determines which of these references is routed to the Comparator Voltage reference output (CxVREF). Further routing to the comparator is accomplished by the CxR bit of the CMxCON0 register. See **Section 20.1 "Voltage Reference"** and Figure 17-2 and Figure 17-3 for more detail.

#### 17.8.3 COMPARATOR HYSTERESIS

The Comparator Cx have selectable hysteresis. The hysteresis can be enabled by setting the CxHYS bit of the CM2CON1 register. See **Section 25.0 "Electrical Specifications"** for more details.

#### 17.8.4 SYNCHRONIZING COMPARATOR OUTPUT TO TIMER 1

The Comparator Cx output can be synchronized with Timer1 by setting the CxSYNC bit of the CM2CON1 register. When enabled, the Cx output is latched on the rising edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the rising edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 17-2 and Figure 17-3) and the Timer1 Block Diagram (Figure 17-2) for more information.

R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
MC1OUT	MC2OUT	C1RSEL	C2RSEL	C1HYS	C2HYS	C1SYNC	C2SYNC					
bit 7							bit 0					
Logondy												
Legend: R = Readable	hit	W = Writable	hit		montod bit roa	ud oo '0'						
				•	nented bit, rea							
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown					
bit 7	MC1OUT: Mi	rror Copy of C1	OUT bit									
bit 6	MC2OUT: Mi	rror Copy of C2	2OUT bit									
bit 5	C1RSEL: Co	mparator C1 R	eference Seleo	ct bit								
	1 = FVR route	1 = FVR routed to C1VREF input										
	0 = CVREF ro	uted to C1VRE	= input									
bit 4	C2RSEL: Co	mparator C2 R	eference Seleo	ct bit								
	1 = FVR route	= FVR routed to C2VREF input										
	0 = CVREF ro	uted to C2VRE	= input									
bit 3	C1HYS: Com	parator C1 Hy	steresis Enable	e bit								
	1 = Comparator C1 hysteresis enabled											
	0 = Comparator C1 hysteresis disabled											
bit 2		parator C2 Hy		e bit								
	<ul> <li>1 = Comparator C2 hysteresis enabled</li> <li>0 = Comparator C2 hysteresis disabled</li> </ul>											
bit 1	C1SYNC: C1	Output Synch	ronous Mode b	bit								
		ut is synchrono ut is asynchror		ge to TMR1 cl	ock							
bit 0	C2SYNC: C2	Output Synch	ronous Mode b	bit								
	<ul> <li>1 = C2 output is synchronous to rising edge to TMR1 clock</li> <li>0 = C2 output is asynchronous</li> </ul>											

## REGISTER 17-3: CM2CON1: COMPARATOR 2 CONTROL REGISTER 1

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	260
CM1CON0	C10N	C10UT	C10E	C1POL	C1SP	C1R	C1CH1	C1CH0	260
CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH1	C2CH0	260
CM2CON1	MC10UT	MC2OUT	C1RSEL	C2RSEL	C1HYS	C2HYS	C1SYNC	C2SYNC	260
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	257
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCLIP	_	TMR3IP	_	260
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	260
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCLIE	_	TMR3IE	_	260
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCLIF	_	TMR3IF	_	260
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	260
VREFCON0	FVR1EN	FVR1ST	FVR1S1	FVR1S0	_	_	_	_	259
VREFCON1	D1EN	D1LPS	DAC10E		D1PSS1	D1PSS0	—	D1NSS	259
TRISA	—	—	TRISA5	TRISA4	—	TRISA2	TRISA1	TRISA0	260
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	260

#### TABLE 17-2: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

**Legend:** — = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

# 18.0 POWER-MANAGED MODES

PIC18F1XK22/LF1XK22 devices offer a total of seven operating modes for more efficient power management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (i.e., battery-powered devices).

There are three categories of power-managed modes:

- · Run modes
- Idle modes
- · Sleep mode

These categories define which portions of the device are clocked and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block); the Sleep mode does not use a clock source.

The power-managed modes include several powersaving features offered on previous PIC<sup>®</sup> microcontroller devices. One is the clock switching feature which allows the controller to use the Timer1 oscillator in place of the primary oscillator. Also included is the Sleep mode, offered by all PIC<sup>®</sup> microcontroller devices, where all device clocks are stopped.

#### 18.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions:

- Whether or not the CPU is to be clocked
- · The selection of a clock source

The IDLEN bit of the OSCCON register controls CPU clocking, while the SCS<1:0> bits of the OSCCON register select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 18-1.

#### 18.1.1 CLOCK SOURCES

The SCS<1:0> bits allow the selection of one of three clock sources for power-managed modes. They are:

- the primary clock, as defined by the FOSC<3:0> Configuration bits
- the secondary clock (the Timer1 oscillator)
- · the internal oscillator block

#### 18.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS<1:0> bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. Refer to **Section 2.9 "Clock Switching"** for more information.

Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit of the OSCCON register.

Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

Mode	OSCCON Bits		Module	Clocking	Available Clock and Oscillator Source		
Wode	IDLEN <sup>(1)</sup>	SCS<1:0>	CPU	Peripherals			
Sleep	0	N/A	Off	Off	None – All clocks are disabled		
PRI_RUN	N/A	00	Clocked	Clocked	Primary – LP, XT, HS, RC, EC and Internal Oscillator Block <sup>(2)</sup> . This is the normal full power execution mode.		
SEC_RUN	N/A	01	Clocked	Clocked	Secondary – Timer1 Oscillator		
RC_RUN	N/A	lx	Clocked	Clocked	Internal Oscillator Block <sup>(2)</sup>		
PRI_IDLE	1	00	Off	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC		
SEC_IDLE	1	01	Off	Clocked	Secondary – Timer1 Oscillator		
RC_IDLE	1	1x	Off	Clocked	Internal Oscillator Block <sup>(2)</sup>		

#### TABLE 18-1: POWER-MANAGED MODES

**Note 1:** IDLEN reflects its value when the **SLEEP** instruction is executed.

2: Includes HFINTOSC and HFINTOSC postscaler, as well as the LFINTOSC source.

# 18.1.3 MULTIPLE FUNCTIONS OF THE SLEEP COMMAND

The power-managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit of the OSCCON register at the time the instruction is executed. All clocks stop and minimum power is consumed when SLEEP is executed with the IDLEN bit cleared. The system clock continues to supply a clock to the peripherals but is disconnected from the CPU when SLEEP is executed with the IDLEN bit set.

### 18.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

#### 18.2.1 PRI\_RUN MODE

The PRI\_RUN mode is the normal, full power execution mode of the microcontroller. This is also the default mode upon a device Reset, unless Two-Speed Startup is enabled (see **Section 2.11 "Two-Speed Start-up Mode"** for details). In this mode, the device operated off the oscillator defined by the FOSC bits of the CONFIGH Configuration register.

#### 18.2.2 SEC\_RUN MODE

In SEC\_RUN mode, the CPU and peripherals are clocked from the secondary external oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source.

SEC\_RUN mode is entered by setting the SCS<1:0> bits of the OSCCON register to '01'. When SEC\_RUN mode is active all of the following are true:

- The main clock source is switched to the secondary external oscillator
- · Primary external oscillator is shut down
- T1RUN bit of the T1CON register is set
- OSTS bit is cleared.
- Note: The secondary external oscillator should already be running prior to entering SEC\_RUN mode. If the T1OSCEN bit is not set when the SCS<1:0> bits are set to '01', entry to SEC\_RUN mode will not occur until T1OSCEN bit is set and secondary external oscillator is ready.

#### 18.2.3 RC\_RUN MODE

In RC\_RUN mode, the CPU and peripherals are clocked from the internal oscillator. In this mode, the primary external oscillator is shut down. RC\_RUN mode provides the best power conservation of all the Run modes when the LFINTOSC is the system clock.

RC\_RUN mode is entered by setting the SCS1 bit. When the clock source is switched from the primary oscillator to the internal oscillator, the primary oscillator is shut down and the OSTS bit is cleared. The IRCF bits may be modified at any time to immediately change the clock speed.

#### 18.3 Sleep Mode

The Power-Managed Sleep mode in the PIC18F1XK22/ LF1XK22 devices is identical to the legacy Sleep mode offered in all other PIC<sup>®</sup> microcontroller devices. It is entered by clearing the IDLEN bit of the OSCCON register and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 18-1) and all clock source status bits are cleared.

Entering the Sleep mode from either Run or Idle mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the LFINTOSC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS<1:0> bits becomes ready (see Figure 18-2), or it will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor are enabled (see **Section 22.0 "Special Features of the CPU"**). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up.

#### 18.4 Idle Modes

The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption.


If the IDLEN bit is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected by the SCS<1:0> bits; however, the CPU will not be clocked. The clock source status bits are not affected. Setting IDLEN and executing a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding Idle mode.

If the WDT is selected, the LFINTOSC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.


Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out, or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TCSD while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC\_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC\_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to the Run mode currently specified by the SCS<1:0> bits.

FIGURE 18-1: TRANSITION TIMING FOR ENTRY TO SLEEP MODE







#### 18.4.1 PRI\_IDLE MODE

This mode is unique among the three low-power Idle modes, in that it does not disable the primary device clock. For timing sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm-up" or transition from another oscillator.

PRI\_IDLE mode is entered from PRI\_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then clear the SCS bits and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC<3:0> Configuration bits. The OSTS bit remains set (see Figure 18-3).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval TCSD is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wakeup, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 18-4).


#### 18.4.2 SEC\_IDLE MODE

In SEC\_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC\_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set the IDLEN bit first, then set the SCS<1:0> bits to '01' and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set.


When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wakeup; the Timer1 oscillator continues to run (see Figure 18-4).

Note: The Timer1 oscillator should already be running prior to entering SEC\_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the main system clock will continue to operate in the previously selected mode and the corresponding IDLE mode will be entered (i.e., PRI\_IDLE or RC\_IDLE).

#### FIGURE 18-3: TRANSITION TIMING FOR ENTRY TO IDLE MODE



#### FIGURE 18-4: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE



#### 18.4.3 RC\_IDLE MODE

In RC\_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block from the HFINTOSC multiplexer output. This mode allows for controllable power conservation during Idle periods.

From RC\_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. It is recommended that SCS0 also be cleared, although its value is ignored, to maintain software compatibility with future devices. The HFINTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the HFINTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCF bits are set to any non-zero value, or the INTSRC bit is set, the HFINTOSC output is enabled. The IOSF bit becomes set, after the HFINTOSC output becomes stable, after an interval of TiOBST. Clocks to the peripherals continue while the HFINTOSC source stabilizes. If the IRCF bits were previously at a non-zero value, or INTSRC was set before the SLEEP instruction was executed and the HFINTOSC source was already stable, the IOSF bit will remain set. If the IRCF bits and INTSRC are all clear, the HFINTOSC output will not be enabled, the IOSF bit will remain clear and there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the HFINTOSC multiplexer output. After a delay of TCSD following the wake event, the CPU begins executing code being clocked by the HFINTOSC multiplexer. The IDLEN and SCS bits are not affected by the wake-up. The LFINTOSC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

#### 18.5 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by any one of the following:

- an interrupt
- a Reset
- a Watchdog Time-out

This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see Section 18.2 "Run Modes", Section 18.3 "Sleep Mode" and Section 18.4 "Idle Modes").

#### 18.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode or the Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The PEIE bit must also be set If the desired interrupt enable bit is in a PIE register. The exit sequence is initiated when the corresponding interrupt flag bit is set.

The instruction immediately following the SLEEP instruction is executed on all exits by interrupt from Idle or Sleep modes. Code execution then branches to the interrupt vector if the GIE/GIEH bit of the INTCON register is set, otherwise code execution continues without branching (see Section 7.0 "Interrupts").

A fixed delay of interval TCSD following the wake event is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

#### 18.5.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 18.2 "Run Modes" and Section 18.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 22.2 "Watchdog Timer (WDT)").

The WDT timer and postscaler are cleared by any one of the following:

- executing a **SLEEP** instruction
- executing a CLRWDT instruction
- the loss of the currently selected clock source when the Fail-Safe Clock Monitor is enabled
- modifying the IRCF bits in the OSCCON register when the internal oscillator block is the device clock source

#### 18.5.3 EXIT BY RESET

Exiting Sleep and Idle modes by Reset causes code execution to restart at address 0. See **Section 21.0** "**Reset**" for more details.

The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up and the type of oscillator. Exit delays are summarized in Table 18-2.

#### 18.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. There are two cases:

- PRI\_IDLE mode, where the primary clock source is not stopped and
- the primary clock source is not any of the LP, XT, HS or HSPLL modes.

In these instances, the primary clock source either does not require an oscillator start-up delay since it is already running (PRI\_IDLE), or normally does not require an oscillator start-up delay (RC, EC, INTOSC, and INTOSCIO modes). However, a fixed delay of interval TCsD following the wake event is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

# TABLE 18-2:EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE<br/>(BY CLOCK SOURCES)

Clock Source before Wake-up	Clock Source after Wake-up	Exit Delay	Clock Ready Status Bit (OSCCON)	
	LP, XT, HS			
Primary Device Clock	HSPLL	TCSD <sup>(1)</sup>	OSTS	
(PRI_IDLE mode)	EC, RC	ICSD <sup>(</sup> )		
	HFINTOSC <sup>(2)</sup>		IOSF	
	LP, XT, HS	Tost <sup>(3)</sup>		
T1OSC or LFINTOSC <sup>(1)</sup>	HSPLL	Tost + t <sub>PLL</sub> <sup>(3)</sup>	OSTS	
TIOSC OF LEINTOSC	EC, RC	TCSD <sup>(1)</sup>		
	HFINTOSC <sup>(1)</sup>	TIOBST <sup>(4)</sup>	IOSF	
	LP, XT, HS	Tost <sup>(4)</sup>		
HFINTOSC <sup>(2)</sup>	HSPLL	Tost + t <sub>PLL</sub> <sup>(3)</sup>	OSTS	
HFINTOSC	EC, RC	TCSD <sup>(1)</sup>		
	HFINTOSC <sup>(1)</sup>	None	IOSF	
	LP, XT, HS	Tost <sup>(3)</sup>		
None	HSPLL	Tost + t <sub>PLL</sub> <sup>(3)</sup>	OSTS	
(Sleep mode)	EC, RC	TCSD <sup>(1)</sup>		
	HFINTOSC <sup>(1)</sup>	TIOBST <sup>(4)</sup>	IOSF	

**Note 1:** TCSD is a required delay when waking from Sleep and all Idle modes and runs concurrently with any other required delays (see **Section 18.4 "Idle Modes**"). On Reset, HFINTOSC defaults to 1 MHz.

2: Includes both the HFINTOSC 16 MHz source and postscaler derived frequencies.

3: TOST is the Oscillator Start-up Timer. t<sub>PLL</sub> is the PLL Lock-out Timer (parameter F12).

4: Execution continues during the HFINTOSC stabilization period, TIOBST.

# 19.0 SR LATCH

The module consists of a single SR latch with multiple Set and Reset inputs as well as selectable latch output. The SR latch module includes the following features:

- Programmable input selection
- SR latch output is available internally/externally
- Selectable Q and  $\overline{Q}$  output
- · Firmware Set and Reset

### 19.1 Latch Operation

The latch is a Set-Reset latch that does not depend on a clock source. Each of the Set and Reset inputs are active-high. The latch can be Set or Reset by CxOUT, INT1 pin, or variable clock. Additionally the SRPS and the SRPR bits of the SRCON0 register may be used to Set or Reset the SR latch, respectively. The latch is reset-dominant, therefore, if both Set and Reset inputs are high the latch will go to the Reset state. Both the SRPS and SRPR bits are self resetting which means that a single write to either of the bits is all that is necessary to complete a latch Set or Reset operation.

# 19.2 Latch Output


The SRQEN and SRNQEN bits of the SRCON0 register control the latch output selection. Both of the SR latch's outputs may be directly output to an independent I/O pin. Control is determined by the state of bits SRQEN and SRNQEN in registers SRCON0.

The applicable TRIS bit of the corresponding port must be cleared to enable the port pin output driver.

# 19.3 Effects of a Reset

Upon any device Reset, the SR latch is not initialized. The user's firmware is responsible to initialize the latch output before enabling it to the output pins.

#### FIGURE 19-1: SR LATCH SIMPLIFIED BLOCK DIAGRAM



SRCLK	Divider	Fosc = 20 MHz	Fosc = 16 MHz	Fosc = 8 MHz	Fosc = 4 MHz	Fosc = 1 MHz
111	512	25.6 μs	32 μs	64 μs	128 μs	512 μs
110	256	12.8 μs	16 μs	32 μs	64 μs	256 μs
101	128	6.4 μs	8 μs	16 μs	32 μs	128 μs
100	64	3.2 μs	4 μs	8 μs	16 μs	64 μs
011	32	1.6 μs	2 μs	4 μs	8 μs	32 μs
010	16	0.8 μs	1 μs	2 μs	4 μs	16 μs
001	8	0.4 μs	0.5 μs	1 μs	2 μs	8 μs
000	4	0.2 μs	0.25 μs	0.5 μs	1 μs	4 μs

#### TABLE 19-1: SRCLK FREQUENCY TABLE

#### REGISTER 19-1: SRCON0: SR LATCH CONTROL REGISTER

R/W-0	) R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SRLEI	N SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR
bit 7							bit
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimple	mented	C = Clearable	e only bit
-n = Value	e at POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unk	nown
bit 7	SRLEN: SR	Latch Enable b	<sub>it</sub> (1)				
	1 = SR latch 0 = SR latch						
bit 6-4	SRCLK<2:0>	(1): SR Latch	Clock divider b	its			
	001 = 1/8 F 010 = 1/16 011 = 1/32 100 = 1/64 101 = 1/128 110 = 1/256	Peripheral cycle Peripheral cycle Peripheral cyc Peripheral cyc Peripheral cyc 8 Peripheral cy 6 Peripheral cy 2 Peripheral cy	e clock le clock le clock le clock cle clock cle clock cle clock				
bit 3		Latch Q Outpu sent on the RA: rnal only					
bit 2		R Latch $\overline{Q}$ Outpoints on the RC rnal only					
bit 1	1 = Pulse inp	Set Input of th out reads back '0'	e SR Latch bit				
bit 0	SRPR: Pulse	Reset Input of	f the SR Latch	bit			
Note 1:	Changing the SRO	CLK bits while	the SR latch is	enabled may	cause false trig	gers to the set	and Reset

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E
bit 7						• •	bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented	C = Clearable	e only bit
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7		_atch Periphera		bit			
		status sets SR status has no		tch			
bit 6	•	R Latch Set Clo					
		of SR latch is		RCLK			
		of SR latch is					
bit 5	SRSC2E: SR	Latch C2 Set	Enable bit				
		parator output					
		parator output l		n SR latch			
bit 4		Latch C1 Set					
		parator output s parator output h		n SR latch			
bit 3		_atch Periphera					
		resets SR latc					
	0 = INT1 pin	has no effect o	on SR latch				
bit 2	SRRCKE: SF	R Latch Reset	Clock Enable b	oit			
		out of SR latch					
	-	out of SR latch	-	with SRCLK			
bit 1		Latch C2 Res					
		parator output r parator output h					
bit 0		Latch C1 Res					
		parator output		I			
		parator output l					

# REGISTER 19-2: SRCON1: SR LATCH CONTROL REGISTER 1

### TABLE 19-2: REGISTERS ASSOCIATED WITH THE SR LATCH

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CM2CON1	MC10UT	MC2OUT	C1RSEL	C2RSEL	C1HYS	C2HYS	C1SYNC	C2SYNC	260
INTCON3	INT2IP	INT1IP	—	INT2IE	INT1IE	_	INT2IF	INT1IF	257
SRCON0	SRLEN	SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR	260
SRCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	260
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	260

Legend: Shaded cells are not used with the SR Latch module.

NOTES:

# 20.0 VOLTAGE REFERENCES

There are two independent voltage references available:

- Programmable Voltage Reference
- 1.024V Fixed Voltage Reference

## 20.1 Voltage Reference

The voltage reference module provides an internally generated voltage reference for the comparators and the DAC module. The following features are available:

- · Independent from comparator operation
- · Single 32-level voltage ranges
- · Output clamped to Vss
- Ratiometric with VDD
- 1.024V Fixed Voltage Reference (FVR)

The VREFCON1 register (Register 20-2) controls the Voltage Reference module shown in Figure 20-1.

#### EQUATION 20-1: VREF OUTPUT VOLTAGE

# $\frac{IF DIEN = 1}{VOUT} = \left( (VSOURCE + - VSOURCE -) \times \frac{DACIR[4:0]}{2^5} + VSOURCE \right)$ $\frac{IF DIEN = 0 \& DILPS = 1 \& DACIR[4:0] = 11111:}{VOUT} = VSOURCE + \frac{IF DIEN = 0 \& DILPS = 1 \& DACIR[4:0] = 00000:}{VOUT} = VSOURCE - \frac{1}{2}$

#### 20.1.3 OUTPUT RATIOMETRIC TO VDD

The comparator voltage reference is VDD derived and therefore, the VREF output changes with fluctuations in VDD. The tested absolute accuracy of the Comparator Voltage Reference can be found in **Section 25.0 "Electrical Specifications"**.

#### 20.1.4 VOLTAGE REFERENCE OUTPUT

The VREF voltage reference can be output to the device CVREF pin by setting the DAC1OE bit of the VREFCON1 register to '1'. Selecting the reference voltage for output on the VREF pin automatically overrides the digital output buffer and digital input threshold detector functions of that pin. Reading the CVREF pin when it has been configured for reference voltage output will always return a '0'.

Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to CVREF. Figure 20-2 shows an example buffering technique.

#### 20.1.1 INDEPENDENT OPERATION

The voltage reference is independent of the comparator configuration. Setting the D1EN bit of the VREFCON1 register will enable the voltage reference by allowing current to flow in the VREF voltage divider. When the D1EN bit is cleared, current flow in the VREF voltage divider is disabled minimizing the power drain of the voltage reference peripheral.

#### 20.1.2 OUTPUT VOLTAGE SELECTION

The VREF voltage reference has 32 voltage level ranges. The 32 levels are set with the DAC1R<4:0> bits of the VREFCON2 register.

The VREF output voltage is determined by the following equations:

#### 20.1.5 OPERATION DURING SLEEP

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the RECON1 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

#### 20.1.6 EFFECTS OF A RESET

A device Reset affects the following:

- Voltage reference is disabled
- · Fixed voltage reference is disabled
- VREF is removed from the CVREF pin
- The DAC1R<4:0> range select bits are cleared

© 2010 Microchip Technology Inc.


#### 20.2 FVR Reference Module

The FVR is a stable fixed voltage reference, independent of VDD, with a nominal output voltage of 1.024V. This reference can be enabled by setting the FVR1EN bit of the VREFCON0 register to '1'. The FVR can be routed to the comparators or an ADC input channel.


#### 20.2.1 FVR STABILIZATION PERIOD

When the Fixed Voltage Reference module is enabled, it will require some time for the reference and its amplifier circuits to stabilize. The user program must include a small delay routine to allow the module to settle. The FVR1ST stable bit of the VREFCON0 register also indicates that the FVR has been operating long enough to be stable. See **Section 25.0** "**Electrical Specifications**" for the minimum delay requirement.

FIGURE 20-1: VOLTAGE REFERENCE BLOCK DIAGRAM



#### FIGURE 20-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



## REGISTER 20-1: VREFCON0: VOLTAGE REFERENCE CONTROL REGISTER 0

R/W-0	R-0	R/W-0	R/W-1	U-0	U-0	U-0	U-0
FVR1EN	FVR1ST	FVR1S1	FVR1S0	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	ʻ0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	<ul> <li>FVR1EN: Fixed Voltage Reference 1 Enable bit</li> <li>0 = FVR is disabled</li> <li>1 = FVR is enabled</li> </ul>
bit 6	<ul> <li>FVR1ST: Fixed Voltage Reference 1 Stable bit</li> <li>0 = FVR is not stable</li> <li>1 = FVR is stable</li> </ul>
bit 5-4	<b>FVR1S&lt;1:0&gt;:</b> Fixed Voltage Reference 1 Voltage Select bits 00 = Reserved, do not use 01 = 1.024V (x1) 10 = 2.048V (x2) 11 = 4.096V (x4)
bit 3-0	Unimplemented: Read as '0'

#### REGISTER 20-2: VREFCON1: VOLTAGE REFERENCE CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0
D1EN	D1LPS	DAC10E	_	D1PSS1	D1PSS0	_	D1NSS
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimplem	ented bit, read as	'0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkno	own
bit 7	<b>D1EN:</b> DAC 1 0 = DAC 1 is 1 = DAC 1 is	disabled					
bit 6	0 = VDAC = D	1 Low-Power Volta AC1 Negative refe AC1 Positive refer	rence source	selected			
bit 5	1 = DAC 1 vo	C 1 Voltage Output oltage level is also oltage level is disco	outputed on t			•	
bit 4	Unimplement	ed: Read as '0'					
bit 3-2	D1PSS<1:0>: 00 = VDD 01 = VREF+ 10 = FVR ou 11 = Reserve	•	ource Select b	bits			
bit 1	Unimplement	ed: Read as '0'					
bit 0	<b>D1NSS:</b> DAC 0 = VSS 1 = VREF-	1 Negative Source	Select bits				

# REGISTER 20-3: VREFCON2: VOLTAGE REFERENCE CONTROL REGISTER 2

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	DAC1R4	DAC1R3	DAC1R2	DAC1R1	DAC1R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 Unimplemented: Read as '0'

bit 4-0 DAC1R<4:0>: DAC1 Voltage Output Select bits

VOUT = ((VSOURCE+) - (VSOURCE-))\*(DAC1R<4:0>/(2^5)) + VSOURCE-

**Note 1:** The output select bits are always right justified to ensure that any number of bits can be used without affecting the register layout

<b>TABLE 20-1</b> :	REGISTERS ASSOCIATED WITH VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
VREFCON0	FVR1EN	FVR1ST	FVR1S1	FVR1S0	_	_	_	_	259
VREFCON1	D1EN	D1LPS	DAC10E	_	D1PSS1	D1PSS0	—	D1NSS	259
VREFCON2	_	_	—	DAC1R4	DAC1R3	DAC1R2	DAC1R1	DAC1R0	259
TRISA	_	_	TRISA5	TRISA4	_	TRISA2	TRISA1	TRISA0	260

Legend: Shaded cells are not used with the comparator voltage reference.

**Note 1:** PORTA pins are enabled based on oscillator configuration.

NOTES:

# 21.0 RESET

The PIC18F1XK22/LF1XK22 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset


This section discusses Resets generated by MCLR, POR and BOR and covers the operation of the various start-up timers. Stack Reset events are covered in Section 3.1.2.4 "Stack Overflow and Underflow Resets". WDT Resets are covered in Section 22.2 "Watchdog Timer (WDT)". A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 21-1.

# 21.1 RCON Register

Device Reset events are tracked through the RCON register (Register 21-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be cleared by the event and must be set by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 21.6 "Reset State of Registers"**.

The RCON register also has control bits for setting interrupt priority (IPEN) and software control of the BOR (SBOREN). Interrupt priority is discussed in Section 7.0 "Interrupts". BOR is covered in Section 21.4 "Brown-out Reset (BOR)".





REGISTER 21-1:	RCON: RESET CONTROL REGISTER
----------------	------------------------------

R/W-0	R/W-1	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0			
IPEN	SBOREN <sup>(1)</sup>	—	RI	TO	PD	POR <sup>(2)</sup>	BOR			
bit 7	•			·	•	•	bit 0			
Lagandi										
Legend: R = Readab	le hit	W = Writable	bit	II = I Inimplei	mented hit re	ad as 'O'				
-n = Value at POR		1' = Bit is set		U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown						
		1 - Dit 13 301								
bit 7	IPEN: Interru	pt Priority Enal	ble bit							
	1 = Enable priority levels on interrupts									
	<ul> <li>Disable priority levels on interrupts (PIC16CXXX Compatibility mode)</li> </ul>									
bit 6	SBOREN: BOR Software Enable bit <sup>(1)</sup>									
	$\frac{\text{If BOREN<1:0> = 01:}}{1 - \text{POD} \text{ is satisfied}}$									
	1 = BOR is enabled 0 = BOR is disabled									
	$\frac{1}{16} \frac{1}{100} = 0.0, 10 \text{ or } 11:$									
	Bit is disabled and read as '0'.									
bit 5	Unimplemen	Unimplemented: Read as '0'								
bit 4	RI: RESET Instruction Flag bit									
	1 = The RESET instruction was not executed (set by firmware or Power-on Reset)									
	<ul> <li>0 = The RESET instruction was executed causing a device Reset (must be set in firmware after a code-executed Reset occurs)</li> </ul>									
bit 3	TO: Watchdog Time-out Flag bit									
	<ul> <li>1 = Set by power-up, CLRWDT instruction or SLEEP instruction</li> <li>0 = A WDT time-out occurred</li> </ul>									
bit 2	PD: Power-down Detection Flag bit									
	1 = Set by power-up or by the CLRWDT instruction									
	0 = Set by execution of the SLEEP instruction									
bit 1	<b>POR</b> : Power-on Reset Status bit <sup>(2)</sup>									
	1 = No Power-on Reset occurred									
bit 0	<ul> <li>0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)</li> <li>BOR: Brown-out Reset Status bit<sup>(3)</sup></li> </ul>									
	1 = A Brown-out Reset has not occurred (set by firmware only)									
	<ul> <li>a Brown-out Reset occurred (must be set by firmware after a POR or Brown-out Reset occurs)</li> </ul>									

Note 1: If SBOREN is enabled, its Reset state is '1'; otherwise, it is '0'.

2: The actual Reset value of POR is determined by the type of device Reset. See the notes following this register and Section 21.6 "Reset State of Registers" for additional information.

**3:** See Table 21-3.

# 21.2 Master Clear (MCLR)

The MCLR pin provides a method for triggering an external Reset of the device. A Reset is generated by holding the pin low. These devices have a noise filter in the MCLR Reset path which detects and ignores small pulses.

The MCLR pin is not driven low by any internal Resets, including the WDT.

In PIC18F1XK22/LF1XK22 devices, the MCLR input can be disabled with the MCLRE Configuration bit. When MCLR is disabled, the pin becomes a digital input. See Section 8.1 "PORTA, TRISA and LATA Registers" for more information.

# 21.3 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.


To take advantage of the POR circuitry, tie the  $\overline{\text{MCLR}}$  pin through a resistor (1 k $\Omega$  to 10 k $\Omega$ ) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

POR events are captured by the POR bit of the RCON register. The state of the bit is set to '0' whenever a POR occurs; it does not change for any other Reset event. POR is not reset to '1' by any hardware event. To capture multiple events, the user must manually set the bit to '1' by software following any POR.

#### FIGURE 21-2:

#### EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
  - 2:  $R < 40 \text{ k}\Omega$  is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.
  - 3:  $R1 \ge 1 \ k\Omega$  will limit any current flowing into  $\overline{MCLR}$  from external capacitor C, in the event of  $\overline{MCLR}/VPP$  pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

## 21.4 Brown-out Reset (BOR)

PIC18F1XK22/LF1XK22 devices implement a BOR circuit that provides the user with a number of configuration and power-saving options. The BOR is controlled by the BORV<1:0> and BOREN<1:0> bits of the CONFIG2L Configuration register. There are a total of four BOR configurations which are summarized in Table 21-1.

The BOR threshold is set by the BORV<1:0> bits. If BOR is enabled (any values of BOREN<1:0>, except '00'), any drop of VDD below VBOR for greater than TBOR will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR.

If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay, TPWRT. If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

BOR and the Power-on Timer (PWRT) are independently configured. Enabling BOR Reset does not automatically enable the PWRT.

#### 21.4.1 SOFTWARE ENABLED BOR

When BOREN<1:0> = 01, the BOR can be enabled or disabled by the user in software. This is done with the SBOREN control bit of the RCON register. Setting SBOREN enables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise it is read as '0'. Placing the BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change BOR configuration. It also allows the user to tailor device power consumption in software by eliminating the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note:	Even when BOR is under software control the BOR Reset voltage level is still set by		
	the BORV<1:0> Configuration bits. It can- not be changed by software.		

#### 21.4.2 DETECTING BOR

When BOR is enabled, the BOR bit always resets to '0' on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR and BOR bits are reset to '1' by software immediately after any POR event. If BOR is '0' while POR is '1', it can be reliably assumed that a BOR event has occurred.

#### 21.4.3 DISABLING BOR IN SLEEP MODE

When BOREN<1:0> = 10, the BOR remains under hardware control and operates as previously described. Whenever the device enters Sleep mode, however, the BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

BOR Configuration		Status of			
BOREN1	BOREN0	SBOREN (RCON<6>)	BOR Operation		
0	0	Unavailable	BOR disabled; must be enabled by reprogramming the Configuration bits.		
0	1	Available	BOR enabled by software; operation controlled by SBOREN.		
1	0	Unavailable	BOR enabled by hardware in Run and Idle modes, disabled during Sleep mode.		
1	1	Unavailable	BOR enabled by hardware; must be disabled by reprogramming the Configuration bits.		

#### TABLE 21-1: BOR CONFIGURATIONS

## 21.5 Device Reset Timers

PIC18F1XK22/LF1XK22 devices incorporate three separate on-chip timers that help regulate the Power-on Reset process. Their main function is to ensure that the device clock is stable before code is executed. These timers are:

- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- PLL Lock Time-out

#### 21.5.1 POWER-UP TIMER (PWRT)

The Power-up Timer (PWRT) of PIC18F1XK22/LF1XK22 devices is an 11-bit counter which uses the LFINTOSC source as the clock input. This yields an approximate time interval of 2048 x 32  $\mu$ s = 65.6 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the LFINTOSC clock and will vary from chip-to-chip due to temperature and process variation. See **Section 25.0 "Electrical Specifications"** for details.

The PWRT is enabled by clearing the PWRTEN Configuration bit.

#### 21.5.2 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP, HS and HSPLL modes and only on Power-on Reset, or on exit from all power-managed modes that stop the external oscillator.

## 21.5.3 PLL LOCK TIME-OUT

With the PLL enabled in its PLL mode, the time-out sequence following a Power-on Reset is slightly different from other oscillator modes. A separate timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2ms and follows the oscillator start-up time-out.

#### 21.5.4 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows:

- 1. After the POR pulse has cleared, PWRT time-out is invoked (if enabled).
- 2. Then, the OST is activated.

The total time-out will vary based on oscillator configuration and the status of the PWRT. Figure 21-3, Figure 21-4, Figure 21-5, Figure 21-6 and Figure 21-7 all depict time-out sequences on power-up, with the Power-up Timer enabled and the device operating in HS Oscillator mode. Figures 21-3 through 21-6 also apply to devices operating in XT or LP modes. For devices in RC mode and with the PWRT disabled, on the other hand, there will be no time-out at all.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, all time-outs will expire, after which, bringing MCLR high will allow program execution to begin immediately (Figure 21-5). This is useful for testing purposes or to synchronize more than one PIC18F1XK22/LF1XK22 device operating in parallel.


Oscillator	Power-up <sup>(2)</sup> a	Exit from	
Configuration	<b>PWRTEN</b> = 0	<b>PWRTEN</b> = 1	Power-Managed Mode
HSPLL	66 ms <sup>(1)</sup> + 1024 Tosc + 2 ms <sup>(2)</sup>	1024 Tosc + 2 ms <sup>(2)</sup>	1024 Tosc + 2 ms <sup>(2)</sup>
HS, XT, LP	66 ms <sup>(1)</sup> + 1024 Tosc	1024 Tosc	1024 Tosc
EC, ECIO	66 ms <sup>(1)</sup>	—	—
RC, RCIO	66 ms <sup>(1)</sup>	_	—
INTIO1, INTIO2	66 ms <sup>(1)</sup>	—	—

#### TABLE 21-2: TIME-OUT IN VARIOUS SITUATIONS


**Note 1:** 66 ms (65.5 ms) is the nominal Power-up Timer (PWRT) delay.

2: 2 ms is the nominal time required for the PLL to lock.







## FIGURE 21-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1




#### FIGURE 21-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2





## FIGURE 21-7: TIME-OUT SEQUENCE ON POR W/PLL ENABLED (MCLR TIED TO VDD)



## 21.6 Reset State of Registers

Some registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. All other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register,  $\overline{RI}$ ,  $\overline{TO}$ ,  $\overline{PD}$ ,  $\overline{POR}$  and  $\overline{BOR}$ , are set or cleared differently in different Reset situations, as indicated in Table 21-3. These bits are used by software to determine the nature of the Reset.

Table 21-4 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups.

TABLE 21-3:	STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION
	FOR RCON REGISTER

Condition	Program	RCON Register						STKPTR Register		
Condition	Counter	SBOREN	RI	то	PD	POR	BOR	STKOVF	STKUNF	
Power-on Reset	0000h	1	1	1	1	0	0	0	0	
RESET Instruction	0000h	u <b>(2)</b>	0	u	u	u	u	u	u	
Brown-out Reset	0000h	u <b>(2)</b>	1	1	1	u	0	u	u	
MCLR during Power-Managed Run Modes	0000h	<sub>ປ</sub> (2)	u	1	u	u	u	u	u	
MCLR during Power-Managed Idle Modes and Sleep Mode	0000h	<sub>ປ</sub> (2)	u	1	0	u	u	u	u	
WDT Time-out during Full Power or Power-Managed Run Mode	0000h	u <b>(2)</b>	u	0	u	u	u	u	u	
MCLR during Full Power Execution	0000h	<sub>ປ</sub> (2)	u	u	u	u	u	u	u	
Stack Full Reset (STVREN = 1)	0000h	u <b>(2)</b>	u	u	u	u	u	1	u	
Stack Underflow Reset (STVREN = 1)	0000h	<sub>ບ</sub> (2)	u	u	u	u	u	u	1	
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	u <b>(2)</b>	u	u	u	u	u	u	1	
WDT Time-out during Power-Managed Idle or Sleep Modes	PC + 2	u <b>(2)</b>	u	0	0	u	u	u	u	
Interrupt Exit from Power-Managed Modes	PC + 2 <sup>(1)</sup>	u <b>(2)</b>	u	u	0	u	u	u	u	

Legend: u = unchanged

**Note 1:** When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (008h or 0018h).

**2:** Reset state is '1' for POR and unchanged for all other Resets when software BOR is enabled (BOREN<1:0> Configuration bits = 01 and SBOREN = 1). Otherwise, the Reset state is '0'.

Register	Address	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt
TOSU	FFFh	0 0000	0 0000	0 uuuu <b>(3)</b>
TOSH	FFEh	0000 0000	0000 0000	uuuu uuuu <b>(3)</b>
TOSL	FFDh	0000 0000	0000 0000	uuuu uuuu <b>(3)</b>
STKPTR	FFCh	00-0 0000	uu-0 0000	uu-u uuuu <b>(3)</b>
PCLATU	FFBh	0 0000	0 0000	u uuuu
PCLATH	FFAh	0000 0000	0000 0000	uuuu uuuu
PCL	FF9h	0000 0000	0000 0000	PC + 2 <sup>(2)</sup>
TBLPTRU	FF8h	0 0000	0 0000	u uuuu
TBLPTRH	FF7h	0000 0000	0000 0000	սսսս սսսս
TBLPTRL	FF6h	0000 0000	0000 0000	uuuu uuuu
TABLAT	FF5h	0000 0000	0000 0000	սսսս սսսս
PRODH	FF4h	XXXX XXXX	սսսս սսսս	սսսս սսսս
PRODL	FF3h	XXXX XXXX	นนนน นนนน	uuuu uuuu
INTCON	FF2h	0000 000x	0000 000u	uuuu uuuu <b>(1)</b>
INTCON2	FF1h	1111 -1-1	1111 -1-1	uuuu -u-u <b>(1)</b>
INTCON3	FF0h	11-0 0-00	11-0 0-00	uu-u u-uu <b>(1)</b>
INDF0	FEFh	N/A	N/A	N/A
POSTINC0	FEEh	N/A	N/A	N/A
POSTDEC0	FEDh	N/A	N/A	N/A
PREINC0	FECh	N/A	N/A	N/A
PLUSW0	FEBh	N/A	N/A	N/A
FSR0H	FEAh	0000	0000	uuuu
FSR0L	FE9h	XXXX XXXX	սսսս սսսս	սսսս սսսս
WREG	FE8h	XXXX XXXX	սսսս սսսս	սսսս սսսս
INDF1	FE7h	N/A	N/A	N/A
POSTINC1	FE6h	N/A	N/A	N/A
POSTDEC1	FE5h	N/A	N/A	N/A
PREINC1	FE4h	N/A	N/A	N/A
PLUSW1	FE3h	N/A	N/A	N/A

TABLE 21-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

Register	Address	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt
FSR1H	FE2h	0000	0000	uuuu
FSR1L	FE1h	XXXX XXXX	uuuu uuuu	นนนน นนนน
BSR	FE0h	0000	0000	uuuu
INDF2	FDFh	N/A	N/A	N/A
POSTINC2	FDEh	N/A	N/A	N/A
POSTDEC2	FDDh	N/A	N/A	N/A
PREINC2	FDCh	N/A	N/A	N/A
PLUSW2	FDBh	N/A	N/A	N/A
FSR2H	FDAh	0000	0000	uuuu
FSR2L	FD9h	XXXX XXXX	นนนน นนนน	սսսս սսսս
STATUS	FD8h	x xxxx	u uuuu	u uuuu
TMR0H	FD7h	0000 0000	0000 0000	սսսս սսսս
TMR0L	FD6h	XXXX XXXX	սսսս սսսս	սսսս սսսս
TOCON	FD5h	1111 1111	1111 1111	սսսս սսսս
OSCCON	FD3h	0011 qq00	0011 qq00	սսսս սսսս
OSCCON2	FD2h	10x	10x	uuu
WDTCON	FD1h	0	0	u
RCON <sup>(4)</sup>	FD0h	0q-1 11q0	0q-q qquu	uq-u qquu
TMR1H	FCFh	XXXX XXXX	นนนน นนนน	սսսս սսսս
TMR1L	FCEh	XXXX XXXX	นนนน นนนน	սսսս սսսս
T1CON	FCDh	0000 0000	u0uu uuuu	นนนน นนนน
TMR2	FCCh	0000 0000	0000 0000	սսսս սսսս
PR2	FCBh	1111 1111	1111 1111	1111 1111
T2CON	FCAh	-000 0000	-000 0000	-uuu uuuu
SSPBUF	FC9h	XXXX XXXX	นนนน นนนน	սսսս սսսս
SSPADD	FC8h	0000 0000	0000 0000	սսսս սսսս
SSPSTAT	FC7h	0000 0000	0000 0000	սսսս սսսս
SSPCON1	FC6h	0000 0000	0000 0000	սսսս սսսս
SSPCON2	FC5h	0000 0000	0000 0000	นนนน นนนน

#### TABLE 21-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

Register	Address	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt
ADRESH	FC4h	XXXX XXXX	นนนน นนนน	นนนน นนนน
ADRESL	FC3h	XXXX XXXX	սսսս սսսս	սսսս սսսս
ADCON0	FC2h	00 0000	00 0000	uu uuuu
ADCON1	FC1h	0000	0000	uuuu
ADCON2	FC0h	0-00 0000	0-00 0000	u-uu uuuu
CCPR1H	FBFh	XXXX XXXX	นนนน นนนน	นนนน นนนน
CCPR1L	FBEh	XXXX XXXX	นนนน นนนน	นนนน นนนน
CCP1CON	FBDh	0000 0000	0000 0000	นนนน นนนน
VREFCON2	FBCh	0 0000	0 0000	u uuuu
VREFCON1	FBBh	000- 00-0	000- 00-0	uuu- uu-u
VREFCON0	FBAh	0001 00	0001 00	uuuu uu
PSTRCON	FB9h	0 0001	0 0001	u uuuu
BAUDCON	FB8h	0100 0-00	0100 0-00	uuuu u-uu
PWM1CON	FB7h	0000 0000	0000 0000	นนนน นนนน
ECCP1AS	FB6h	0000 0000	0000 0000	นนนน นนนน
TMR3H	FB3h	XXXX XXXX	սսսս սսսս	սսսս սսսս
TMR3L	FB2h	XXXX XXXX	սսսս սսսս	นนนน นนนน
T3CON	FB1h	0000 0000	սսսս սսսս	นนนน นนนน
SPBRGH	FB0h	0000 0000	0000 0000	นนนน นนนน
SPBRG	FAFh	0000 0000	0000 0000	นนนน นนนน
RCREG	FAEh	0000 0000	0000 0000	սսսս սսսս
TXREG	FADh	0000 0000	0000 0000	սսսս սսսս
TXSTA	FACh	0000 0010	0000 0010	uuuu uuuu
RCSTA	FABh	0000 000x	x000 0000x	uuuu uuuu
EEADR	FAAh	0000 0000	0000 0000	uuuu uuuu
EEDATA	FA8h	0000 0000	0000 0000	uuuu uuuu
EECON2	FA7h	0000 0000	0000 0000	0000 0000
EECON1	FA6h	xx-0 x000	uu-0 u000	uu-0 u000

## TABLE 21-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

Register	Address	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt
IPR2	FA2h	1111 1-1-	1111 1-1-	uuuu u-u-
PIR2	FA1h	0000 0-0-	0000 0-0-	uuuu u-u- <b>(1)</b>
PIE2	FA0h	0000 0-0-	0000 0-0-	uuuu u-u-
IPR1	F9Fh	-111 1111	-111 1111	-uuu uuuu
PIR1	F9Eh	-000 0000	-000 0000	-uuu uuuu <b>(1)</b>
PIE1	F9Dh	-000 0000	-000 0000	-uuu uuuu
OSCTUNE	F9Bh	0000 0000	0000 0000	սսսս սսսս
TRISC	F95h	1111 1111	1111 1111	սսսս սսսս
TRISB	F94h	1111	1111	uuuu
TRISA	F93h	11 1111	11 1111	uu uuuu
LATC	F8Bh	XXXX XXXX	นนนน นนนน	սսսս սսսս
LATB	F8Ah	XXXX	uuuu	uuuu
LATA	F89h	xx xxxx	uu uuuu	uu uuuu
PORTC	F82h	XXXX XXXX	นนนน นนนน	սսսս սսսս
PORTB	F81h	XXXX	uuuu	uuuu
PORTA	F80h	xx xxxx	xx xxxx	uu uuuu
ANSELH	F7Fh	1111	1111	uuuu
ANSEL	F7Eh	1111 1111	1111 1111	սսսս սսսս
IOCB	F7Ah	0000	0000	uuuu
IOCA	F79h	00 0000	00 0000	uu uuuu
WPUB	F78h	1111	1111	uuuu
WPUA	F77h	11 1111	11 1111	uu uuuu
SLRCON	F76h	111	111	uuu
SSPMSK	F6Fh	1111 1111	1111 1111	սսսս սսսս
CM1CON0	F6Dh	0000 0000	0000 0000	սսսս սսսս
CM2CON1	F6Ch	0000 0000	0000 0000	սսսս սսսս
CM2CON0	F6Bh	0000 0000	0000 0000	սսսս սսսս
SRCON1	F69h	0000 0000	0000 0000	սսսս սսսս
SRCON0	F68h	0000 0000	0000 0000	սսսս սսսս

#### TABLE 21-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

## 22.0 SPECIAL FEATURES OF THE CPU

PIC18F1XK22/LF1XK22 devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are:

- · Oscillator Selection
- Resets:
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Code Protection
- ID Locations
- In-Circuit Serial Programming<sup>™</sup>

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 2.0 "Oscillator Module"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, PIC18F1XK22/LF1XK22 devices have a Watchdog Timer, which is either permanently enabled via the Configuration bits or software controlled (if configured as disabled).

The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

## 22.1 Configuration Bits

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFh), which can only be accessed using table reads and table writes.

Programming the Configuration registers is done in a manner similar to programming the Flash memory. The WR bit in the EECON1 register starts a self-timed write to the Configuration register. In normal operation mode, a TBLWT instruction with the TBLPTR pointing to the Configuration register sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell. For additional details on Flash programming, refer to Section 4.5 "Writing to Flash Program Memory".

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H	IESO	FCMEN	PCLKEN	PLL_EN	FOSC3	FOSC2	FOSC1	FOSC0	0010 0111
300002h	CONFIG2L		_		BORV1	BORV0	BOREN1	BOREN0	PWRTEN	1 1111
300003h	CONFIG2H		_		WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN	1 1111
300005h	CONFIG3H	MCLRE	—		—	HFOFST	_	_	-	1 1
300006h	CONFIG4L	BKBUG	ENHCPU		_	BBSIZ	LVP	_	STVREN	-0 01-1
300008h	CONFIG5L	_	_	_	_	_	_	CP1	CP0	11
300009h	CONFIG5H	CPD	CPB	_	_	_	_	_	_	11
30000Ah	CONFIG6L		_	_		_		WRT1	WRT0	11
30000Bh	CONFIG6H	WRTD	WRTB	WRTC						111
30000Ch	CONFIG7L		_	_				EBTR1	EBTR0	11
30000Dh	CONFIG7H	_	EBTRB	_	_	_	_	_	_	-1
3FFFFEh	DEVID1 <sup>(1)</sup>	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	ସ୍ସ୍ସ୍ୟ ସ୍ସ୍ସ୍ୟ୍ <b>(1)</b>
3FFFFFh	DEVID2 <sup>(1)</sup>	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 1100

TABLE 22-1: CONFIGURATION BITS AND DEVICE IDs

 $\label{eq:logend: second sec$ 

Shaded cells are unimplemented, read as '0'

Note 1: See Register 22-12 for DEVID1 values. DEVID registers are read-only and cannot be programmed by the user.

R/P-0	R/P-0	R/P-1	R/P-0	R/P-0	R/P-1	R/P-1	R/P-1			
IESO	FCMEN	PCLKEN	PLL_EN	FOSC3	FOSC2	FOSC1	FOSC0			
bit 7							bit (			
Legend: R = Readable	o hit	P = Programr	nablo bit	II – Unimplor	nented bit, read	d ac 'O'				
	hen device is un	•		x = Bit is unkl						
		programmed			10111					
bit 7	1 = Oscillator	I/External Osc Switchover me Switchover me	ode enabled	ver bit						
bit 6	<b>FCMEN:</b> Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled									
bit 5	PCLKEN: Primary Clock Enable bit 1 = Primary Clock enabled 0 = Primary Clock is under software control									
bit 4	1 = Oscillator	PLL Enable bi multiplied by 4 der software co	ŧ							
bit 3-0	1111 = Exter 1110 = Exter 1101 = EC (k 1100 = EC, C 1011 = EC (r 1010 = EC, C 1001 = Interr 1000 = Interr 0111 = Exter 0110 = Exter 0101 = EC (k 0100 = EC, C	nal RC oscillat ow) CLKOUT function andium) CLKOUT function al RC oscillator and RC oscillator and RC oscillator and RC oscillator scillator scillator	or, CLKOUT fu or, CLKOUT fu on on OSC2 (l on on OSC2 (r or, CLKOUT fu or or, CLKOUT fu on on OSC2 (l	nedium) nction on OSC2 nction on OSC	2					

### REGISTER 22-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH

		•	BORV1 <sup>(1)</sup>	BORV0 <sup>(1)</sup>	BOREN1 <sup>(2)</sup>	BOREN0 <sup>(2)</sup>	PWRTEN <sup>(2)</sup> bit 0					
<b>Legend:</b> R = Readable b		•	nable bit		·	·	bit 0					
R = Readable b		•	nable bit									
R = Readable b		•	nable bit									
		•	nable bit	II II. Inches a la u								
-n = Value wher	i device is unp	programmed		R = Readable bitP = Programmable bitU = Unimplemented bit, read as '0'								
				x = Bit is unk	nown							
bit 7-5	Unimplemented: Read as '0'											
	4-3 BORV<1:0>: Brown-out Reset Voltage bits <sup>(1)</sup>											
	11 = VBOR set to 1.9V nominal											
	10 = VBOR set to 2.2V nominal 01 = VBOR set to 2.5V nominal											
		t to 2.5V nomi t to 2.85V nom										
		Brown-out R		ite(2)								
					N is disabled)							
	<ul> <li>11 = Brown-out Reset enabled in hardware only (SBOREN is disabled)</li> <li>10 = Brown-out Reset enabled in hardware only and disabled in Sleep mode</li> </ul>											
	(SBOREN is disabled)											
	01 = Brown-out Reset enabled and controlled by software (SBOREN is enabled)											
	00 = Brown-out Reset disabled in hardware and software											
	PWRTEN: Po											
	1 = PWRT dis											
	0 = PWRT en	abled										

#### REGISTER 22-2: CONFIG2L: CONFIGURATION REGISTER 2 LOW

- See Section 26.1 "DC Characteristics: Supply Voltage" for specifications.
   The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independently
  - controlled.

-	_	_	-	-						
U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1			
_	—	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN			
bit 7							bit			
Legend:										
R = Reada	ble bit	P = Program	mable bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value	when device is un	programmed		x = Bit is unk	nown					
		-								
bit 7-5	Unimplemen	ted: Read as	<b>'</b> 0 <b>'</b>							
bit 4-1	WDTPS<3:0>	>: Watchdog 1	imer Postscale	Select bits						
	1111 <b>= 1:32</b> ,7	768								
	1110 <b>= 1:16,3</b>	384								
	1101 <b>= 1:8,1</b> 9	92								
	1100 <b>= 1:4,0</b>	96								
	1011 <b>= 1:2,0</b> 4									
	1010 <b>= 1:1,02</b>									
	1001 = 1:512									
	1000 <b>= 1:256</b>									
	0111 = 1:128	5								
	0110 = 1:64									
	0101 = 1:32									
	0100 = 1:16 0011 = 1:8									
	0010 = 1:4 0001 = 1:2									
	0000 = 1:1									
bit 0	WDTEN: Wat		Enable bit							
		•	1. SWDTEN bit	has no effect						
			WDTEN bit of t		ogistor					
	0 - 001 13 00				cylater					

## REGISTER 22-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH

### REGISTER 22-4: CONFIG3H: CONFIGURATION REGISTER 3 HIGH

R/P-1	U-0	U-0	U-0	R/P-1	U-0	U-0	U-0		
MCLRE		_	_	HFOFST		_	_		
bit 7							bit 0		
Legend:									
R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'									
-n = Value when device is unprogrammed x = Bit is unknown									
bit 7		R Pin Enable							
		enabled; RA3							
	•	t pin enabled; N		1					
bit 6-4	Unimplemen	ted: Read as '	Ο,						
bit 3		NTOSC Fast S							
					or the oscillator	to stabilize.			
	-	m clock is held		FINT USC IS St	aule.				
bit 2-0	Unimplemen	ted: Read as '	D'						

### REGISTER 22-5: CONFIG4L: CONFIGURATION REGISTER 4 LOW

R/W-1 <sup>(1)</sup>	R/W-0	U-0	U-0	R/P-0	R/P-1	U-0	R/P-1
BKBUG	ENHCPU	_	_	BBSIZ	LVP		STVREN
bit 7							bit 0

Legend:							
R = Reada	ble bit P = Prog	rammable bit	U = Unimplemented bit, read as '0'				
-n = Value	n = Value when device is unprogrammed		x = Bit is unknown				
bit 7	<b>BKBUG:</b> Background D 1 = Background Debug 0 = Background Debug	ger disabled					
bit 6	<b>ENHCPU:</b> Enhanced C 1 = Enhanced CPU ena 0 = Enhanced CPU disa	bled					
bit 5-4	Unimplemented: Read	<b>as</b> '0'					
bit 3	PIC18F13K22/LF13	ce for PIC18F14 3K22) ce for PIC18F14	K22/LF14K22 (1 kW boot block size for K22/LF14K22 (512 W boot block size for				
bit 2	LVP: Single-Supply ICS 1 = Single-Supply ICSP 0 = Single-Supply ICSP	enabled					
bit 1	Unimplemented: Read	<b>as</b> '0'					
bit 0	<b>STVREN:</b> Stack Full/Un 1 = Stack full/underflow 0 = Stack full/underflow	will cause Rese	t				

Note 1: BKBUG is only used for ICD device. Otherwise, this bit is unimplemented and reads as '1'.

## REGISTER 22-6: CONFIG5L: CONFIGURATION REGISTER 5 LOW

U-0	U-0	U-0	U-0	U-0	U-0	R/C-1	R/C-1
_	_	_	_	_	—	CP1	CP0
bit 7							bit 0

Legend:	
R = Readable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed	C = Clearable only bit

bit 7-2	Unimplemented: Read as '0'
bit 1	CP1: Code Protection bit
	<ul> <li>1 = Block 1 not code-protected</li> <li>0 = Block 1 code-protected</li> </ul>
bit 0	CP0: Code Protection bit
	1 = Block 0 not code-protected
	0 = Block 0 code-protected

#### REGISTER 22-7: CONFIG5H: CONFIGURATION REGISTER 5 HIGH

R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
CPD	СРВ	—	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	U = Unimplemented bit, read as '0'	
-n = Value when device is unprogrammed	C = Clearable only bit	

bit 7	<b>CPD:</b> Data EEPROM Code Protection bit 1 = Data EEPROM not code-protected 0 = Data EEPROM code-protected
bit 6	<b>CPB:</b> Boot Block Code Protection bit 1 = Boot block not code-protected 0 = Boot block code-protected
bit 5-0	Unimplemented: Read as '0'

© 2010 Microchip Technology Inc.

#### REGISTER 22-8: CONFIG6L: CONFIGURATION REGISTER 6 LOW

U-0	U-0	U-0	U-0	U-0	U-0	R/C-1	R/C-1
—			—	—	_	WRT1	WRT0
bit 7							bit 0

Legend:	
R = Readable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed	C = Clearable only bit

bit 7-2	Unimplemented: Read as '0'
bit 1	WRT1: Write Protection bit 1 = Block 1 not write-protected 0 = Block 1 write-protected
bit 0	WRT0: Write Protection bit 1 = Block 0 not write-protected 0 = Block 0 write-protected

#### REGISTER 22-9: CONFIG6H: CONFIGURATION REGISTER 6 HIGH

R/C-1	R/C-1	R-1	U-0	U-0	U-0	U-0	U-0
WRTD	WRTB	WRTC <sup>(1)</sup>	—	—	—	—	—
bit 7							bit 0

Legend:	
R = Readable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed	C = Clearable only bit

bit 7	WRTD: Data EEPROM Write Protection bit 1 = Data EEPROM not write-protected 0 = Data EEPROM write-protected
bit 6	WRTB: Boot Block Write Protection bit 1 = Boot block not write-protected 0 = Boot block write-protected
bit 5	WRTC: Configuration Register Write Protection bit <sup>(1)</sup> 1 = Configuration registers not write-protected 0 = Configuration registers write-protected

- bit 4-0 Unimplemented: Read as '0'
- **Note 1:** This bit is read-only in normal execution mode; it can be written only in Program mode.

#### REGISTER 22-10: CONFIG7L: CONFIGURATION REGISTER 7 LOW

U-0	U-0	U-0	U-0	U-0	U-0	R/C-1	R/C-1
—	—	—	—	_	_	EBTR1	EBTR0
bit 7							bit 0

Legend:		
R = Reada	able bit	U = Unimplemented bit, read as '0'
-n = Value	when device is unprogrammed	C = Clearable only bit
bit 7-2	Unimplemented: Read as '0'	
bit 1	<b>EBTR1:</b> Table Read Protection bit 1 = Block 1 not protected from table	e reads executed in other blocks

	0 = Block 1 protected from table reads executed in other blocks
bit 0	EBTR0: Table Read Protection bit
	1 = Block  0 not protected from table reads executed in other blocks

1 = Block 0 not protected from table reads executed in other blocks

0 = Block 0 protected from table reads executed in other blocks

## REGISTER 22-11: CONFIG7H: CONFIGURATION REGISTER 7 HIGH

U-0	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
—	EBTRB	—	—	—	—	—	—
bit 7							bit 0

Legend:	
R = Readable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed	C = Clearable only bit

bit 7 Unimplemented: Read as '0'

bit 6 **EBTRB:** Boot Block Table Read Protection bit 1 = Boot block not protected from table reads executed in other blocks

0 = Boot block protected from table reads executed in other blocks

bit 5-0 Unimplemented: Read as '0'

#### REGISTER 22-12: DEVID1: DEVICE ID REGISTER 1 FOR PIC18F1XK22/LF1XK22

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7	·	•			•		bit 0
Legend:							
R = Readable	bit			U = Unimpler	nented bit, read	1 as '0'	
-n = Value when device is unprogrammed C = Clearable only bit							
hit 7-5	DEV/2005	ovico ID hite					

DIT 7-5	DEV<2:U>: Device ID bits
	010 = PIC18F13K22/LF13K22
	011 = PIC18F14K22/LF14K22
bit 4-0	REV<4:0>: Revision ID bits

These bits are used to indicate the device revision.

#### REGISTER 22-13: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F1XK22/LF1XK22

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0

Legend:	
R = Readable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed	C = Clearable only bit

bit 7-0 **DEV<10:3>:** Device ID bits These bits are used with the DEV<2:0> bits in the Device ID Register 1 to identify the part number. 0010 0000 = PIC18F13K22/PIC18F14K22 devices

**Note 1:** These values for DEV<10:3> may be shared with other devices. The specific device is always identified by using the entire DEV<10:0> bit sequence.


## 22.2 Watchdog Timer (WDT)

For PIC18F1XK22/LF1XK22 devices, the WDT is driven by the LFINTOSC source. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4ms and has the same stability as the LFINTOSC oscillator.

The 4ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexer, controlled by bits in Configuration register 2H. Available periods range from 4ms to 131.072 seconds (2.18 minutes). The WDT and postscaler are cleared when any of the following events occur: a SLEEP or CLRWDT instruction is executed, the IRCF bits of the OSCCON register are changed or a clock failure has occurred.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
  - 2: Changing the setting of the IRCF bits of the OSCCON register clears the WDT and postscaler counts.

#### FIGURE 22-1: WDT BLOCK DIAGRAM



#### 22.2.1 CONTROL REGISTER

Register 22-14 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT enable Configuration bit, but only if the Configuration bit has disabled the WDT.

#### REGISTER 22-14: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—			_			SWDTEN <sup>(1)</sup>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-1 Unimplemented: Read as '0'

bit 0 **SWDTEN:** Software Enable or Disable the Watchdog Timer bit<sup>(1)</sup>

1 = WDT is turned on

0 = WDT is turned off (Reset value)

**Note 1:** This bit has no effect if the Configuration bit, WDTEN, is enabled.

#### TABLE 22-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CONFIG2H	_	—	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN	265
RCON	IPEN	SBOREN	_	RI	TO	PD	POR	BOR	258
WDTCON	_	—	_	—	_	—	—	SWDTEN	258

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

#### 22.3 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 Flash devices differs significantly from other  $PIC^{\mathbb{R}}$  microcontroller devices.

The user program memory is divided into five blocks. One of these is a boot block of 0.5K or 2K bytes, depending on the device. The remainder of the memory is divided into individual blocks on binary boundaries.

Each of the five blocks has three code protection bits associated with them. They are:

- · Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 22-2 shows the program memory organization for 8, 16 and 32-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 22-3.

#### FIGURE 22-2: CODE-PROTECTED PROGRAM MEMORY FOR PIC18F1XK22/LF1XK22

		D	evice	
Address (from/to)	141	K22	1:	3K22
	BBSIZ = 1	BBSIZ = 0	BBSIZ = 1	BBSIZ = 0
0000h 03FFh	Boot Block, 4 KB CPB, WRTB, EBTRB	Boot Block, 2 KB CPB, WRTB, EBTRB	Boot Block, 2 KB CPB, WRTB, EBTRB	Boot Block, 1 KB CPB, WRTB, EBTRB
0400h 07FFh				Block 0 1.512 KB
0800h 0BFFh		Block 0 6 KB	Block 0 2 KB	CP0, WRT0, EBTR0
0C00h 0FFFh		CP0, WRT0, EBTR0	CP0, WRT0, EBTR0	
1000h 1FFFh	Block 0 4 KB CP0, WRT0, EBTR0		Block 1 4 KB CP1, WRT1, EBTR1	Block 1 4 KB CP1, WRT1, EBTR1
2000h 3FFFh	Block 1 8 KB CP1, WRT1, EBTR1	Block 1 8 KB CP1, WRT1, EBTR1	Reads all '0's	Reads all '0's
4000h 4FFEh	Reads all '0's	Reads all '0's		
5000h 5FFEh				
6000h 6FFEh	-			
7000h 7FFEh				
8000h 8FFEh				
9000h 9FFEh				
A000h AFFEh	-			
B000h BFFEh	-			
C000h CFFEh	-			
D000h DFFEh				
E000h EFFEh				
F000h FFFEh				
H000h HFFEh				

Note: Refer to the test section for requirements on test memory mapping.

#### TABLE 22-3:SUMMARY OF CODE PROTECTION REGISTERS

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L	_	_	_	_		—	CP1	CP0
300009h	CONFIG5H	CPD	CPB	_	_	_	_	_	_
30000Ah	CONFIG6L	_	—	_	_	_	_	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	_	_	_	_
30000Ch	CONFIG7L	_	—	_	_	_	_	EBTR1	EBTR0
30000Dh	CONFIG7H		EBTRB		_	-	—	_	—

Legend: Shaded cells are unimplemented.

Note 1: Unimplemented in PIC18FX3K20 and PIC18FX4K20 devices; maintain this bit set.


#### 22.3.1 PROGRAM MEMORY CODE PROTECTION


The program memory may be read to or written from any location using the table read and table write instructions. The device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.

In normal execution mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn Configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit cleared to '0', a table READ instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading '0's. Figures 22-3 through 22-5 illustrate table write and table read protection.


Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP or an external programmer.

### FIGURE 22-3: TABLE WRITE (WRTn) DISALLOWED





## FIGURE 22-5: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



#### 22.3.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits internal and external writes to data EEPROM. The CPU can always read data EEPROM under normal operation, regardless of the protection bit settings.

#### 22.3.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers can be write-protected. The WRTC bit controls protection of the Configuration registers. In normal execution mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer.

## 22.4 ID Locations

Eight memory locations (20000h-200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are both readable and writable during normal execution through the TBLRD and TBLWT instructions or during program/verify. The ID locations can be read when the device is code-protected.

## 22.5 In-Circuit Serial Programming

PIC18F1XK22/LF1XK22 devices can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

## 22.6 In-Circuit Debugger

When the DEBUG Configuration bit is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB<sup>®</sup> IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 22-4 shows which resources are required by the background debugger.

I/O pins:	RA0, RA1
Stack:	2 levels
Program Memory:	512 bytes
Data Memory:	10 bytes

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to the following pins:

- MCLR/Vpp/RA3
- VDD
- Vss
- RA0
- RA1

This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies.

### 22.7 Single-Supply ICSP Programming

The LVP Configuration bit enables Single-Supply ICSP Programming (formerly known as Low-Voltage ICSP Programming or LVP). When Single-Supply Programming is enabled, the microcontroller can be programmed without requiring high voltage being applied to the MCLR/VPP/RA3 pin, but the RC3/PGM pin is then dedicated to controlling Program mode entry and is not available as a general purpose I/O pin.

While programming, using Single-Supply Programming mode, VDD is applied to the MCLR/VPP/RA3 pin as in normal execution mode. To enter Programming mode, VDD is applied to the PGM pin.

- Note 1: High-voltage programming is always available, regardless of the state of the LVP bit or the PGM pin, by applying VIHH to the MCLR pin.
  - 2: By default, Single-Supply ICSP is enabled in unprogrammed devices (as supplied from Microchip) and erased devices.
  - **3:** When Single-Supply Programming is enabled, the RC3 pin can no longer be used as a general purpose I/O pin.
  - When LVP is enabled, externally pull the PGM pin to Vss to allow normal program execution.

If Single-Supply ICSP Programming mode will not be used, the LVP bit can be cleared. RC3/PGM then becomes available as the digital I/O pin, RC3. The LVP bit may be set or cleared only when using standard high-voltage programming (VIHH applied to the MCLR/ VPP/RA3 pin). Once LVP has been disabled, only the standard high-voltage programming is available and must be used to program the device.

Memory that is not code-protected can be erased using either a block erase, or erased row by row, then written at any specified VDD. If code-protected memory is to be erased, a block erase is required.

## 23.0 INSTRUCTION SET SUMMARY

PIC18F1XK22/LF1XK22 devices incorporate the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions, for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

## 23.1 Standard Instruction Set

The standard PIC18 instruction set adds many enhancements to the previous  $PIC^{\circledast}$  MCU instruction sets, while maintaining an easy migration from these  $PIC^{\circledast}$  MCU instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- **Bit-oriented** operations
- · Literal operations
- · Control operations

The PIC18 instruction set summary in Table 23-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 23-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction. The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located. The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is  $1\mu$ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is  $2\mu$ s. Two-word branch instructions (if true) would take  $3\mu$ s.

Figure 23-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 23-2, lists the standard instructions recognized by the Microchip Assembler (MPASM<sup>TM</sup>).

Section 23.1.1 "Standard Instruction Set" provides a description of each instruction.

### TABLE 23-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit
	a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7).
BSR	Bank Select Register. Used to select the current RAM bank.
C, DC, Z, OV, N	ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative.
d	Destination select bit
	d = 0: store result in WREG d = 1: store result in file register f
-l+	
dest f	Destination: either the WREG register or the specified register file location.         8-bit Register file address (00h to FFh) or 2-bit FSR designator (0h to 3h).
	12-bit Register file address (000h to FFFh). This is the source address.
f <sub>s</sub>	
f <sub>d</sub>	12-bit Register file address (000h to FFFh). This is the destination address.
GIE	Global Interrupt Enable bit.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).
label	Label name.
mm	The mode of the TBLPTR register for the table read and table write instructions. Only used with table read and table write instructions:
*	No change to register (such as TBLPTR with table reads and writes)
*+	Post-Increment register (such as TBLPTR with table reads and writes)
*_	Post-Decrement register (such as TBLPTR with table reads and writes)
+*	Pre-Increment register (such as TBLPTR with table reads and writes)
n	The relative address (2's complement number) for relative branch instructions or the direct address for
11	CALL/BRANCH and RETURN instructions.
PC	Program Counter.
PCL	Program Counter Low Byte.
PCH	Program Counter High Byte.
PCLATH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
PD	Power-down bit.
PRODH	Product of Multiply High Byte.
PRODL	Product of Multiply Low Byte.
s	Fast Call/Return mode select bit
5	s = 0: do not update into/from shadow registers
	s = 1: certain registers loaded into/from shadow registers (Fast mode)
TBLPTR	21-bit Table Pointer (points to a Program Memory location).
TABLAT	8-bit Table Latch.
TO	Time-out bit.
TOS	Top-of-Stack.
u	Unused or unchanged.
WDT	Watchdog Timer.
WREG	Working register (accumulator).
Х	Don't care ('0' or '1'). The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.
Zs	7-bit offset value for indirect addressing of register files (source).
zd	7-bit offset value for indirect addressing of register files (destination).
{ }	Optional argument.
[text]	Indicates an indexed address.
(text)	The contents of text.
[expr] <n></n>	Specifies bit n of the register indicated by the pointer expr.
$\rightarrow$	Assigned to.
< >	Register bit field.
E	In the set of.
italics	User defined term (font is Courier).

GENERAL FORMAT FOR INSTRUCTIONS Byte-oriented file register operations	Example Instruction
15 10 9 8 7 0	
OPCODE d a f (FILE #)	ADDWF MYREG, W, B
<ul> <li>d = 0 for result destination to be WREG register</li> <li>d = 1 for result destination to be file register (f)</li> <li>a = 0 to force Access Bank</li> <li>a = 1 for BSR to select bank</li> <li>f = 8-bit file register address</li> </ul>	
Byte to Byte move operations (2-word)	
15 12 11 0	
OPCODE f (Source FILE #)	MOVFF MYREG1, MYREG2
15 12 11 0	
1111 f (Destination FILE #)	
f = 12-bit file register address	
Bit-oriented file register operations	
15 12 11 9 8 7 0	
OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B
<ul> <li>b = 3-bit position of bit in file register (f)</li> <li>a = 0 to force Access Bank</li> <li>a = 1 for BSR to select bank</li> <li>f = 8-bit file register address</li> </ul>	
Literal operations	
15 8 7 0	
OPCODE k (literal)	MOVLW 7Fh
k = 8-bit immediate value	
Control operations	
CALL, GOTO and Branch operations	
15 8 7 0	
OPCODE n<7:0> (literal)	GOTO Label
15 12 11 0	
1111 n<19:8> (literal)	
n = 20-bit immediate value	
<u>15 8 7 0</u>	
OPCODE S n<7:0> (literal)	CALL MYFUNC
15 12 11 0	
1111 n<19:8> (literal)	
S = Fast bit	
15 11 10 0	
OPCODE n<10:0> (literal)	BRA MYFUNC
15 8 7 0 OPCODE n<7:0> (literal)	BC MYFUNC

#### TABLE 23-2: PIC18FXXXX INSTRUCTION SET

Mnemo	onic,	Description	Cycles	16-	Bit Instr	uction W	/ord	Status	Notes
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORI	ENTED O	OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and CARRY bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1, 2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f <sub>s</sub> , f <sub>d</sub>	Move f <sub>s</sub> (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	0. u	f <sub>d</sub> (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	-
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with borrow	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	fff	ffff	C, DC, Z, OV, N C, DC, Z, OV, N	1, 2
	i, u, a	borrow	1'	UTOT	LUUd		TTTT	0, 00, 2, 0v, N	
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	10da 011a	IIII ffff	IIII ffff	None	4
XORWF	f, d, a	Exclusive OR WREG with f	1 (2 01 3)			ffff	ffff	Z, N	1, 2
NURWE	i, u, a	EXClusive OK WREG with I	1	0001	10da	IIII	IIII	∠, N	

**Note** 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

				16-	Bit Instr	uction W	/ord	<b>a</b> t 1	
Mnem Opera		Description	Cycles		Dit insti			Status Affected	Notes
Opera	inas			MSb			LSb	Ancolea	
BIT-ORIEN	ITED OP	ERATIONS							
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, b, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL	OPERA	TIONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	Onnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	k, s	Call subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	—	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	—	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	k	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	—	No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation	1	1111	XXXX	XXXX	XXXX	None	4
POP	—	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	5	Go into Standby mode	1	0000	0000	0000	0013	TO. PD	

#### TABLE 23-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTE, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

Mnemonic,				16-Bit Instruction Word				Status	
Opera	,	Description	Cycles	MSb			LSb	Affected	Notes
LITERAL (	OPERAT	IONS							
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEN	IORY ↔	PROGRAM MEMORY OPERATIO	NS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

#### TABLE 23-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

## 23.1.1 STANDARD INSTRUCTION SET

ADDLW	ADD liter	ADD literal to W						
Syntax:	ADDLW	ADDLW k						
Operands:	$0 \le k \le 255$							
Operation:	$(W) + k \rightarrow V$	W						
Status Affected:	N, OV, C, E	DC, Z						
Encoding:	0000	1111 kk	kk kkkk					
Description:		its of W are ac 'k' and the res	lded to the sult is placed in					
Words:	1	1						
Cycles:	1	1						
Q Cycle Activity	<b>/</b> :							
Q1	Q2	Q3	Q4					
Decode	Read literal 'k'	Process Data	Write to W					
Example:	ADDLW	l5h						
Before Inst	ruction							
W	= 10h							
After Instru	ction							
W =	= 25h							

ADDWF	ADD W to f
Syntax:	ADDWF f {,d {,a}}
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$
Operation:	(W) + (f) $\rightarrow$ dest
Status Affected:	N, OV, C, DC, Z
Encoding:	0010 01da ffff ffff
Description:	Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.
Words:	1
Cycles:	1

QC	ycle Activity:						
	Q1 Q2 Decode Read register 'f'		Q3			Q4	
			Proc Da			Write to destination	
<u>Exan</u>	<u>nple</u> :	A	DDWF	REG,	Ο,	0	
	Before Instruc						
	W REG	= =	17h 0C2h				
	After Instructi	on					
	W REG	=	0D9h 0C2h				

## **Note:** All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

ADDWFC	ADD W ar	nd CARRY	′ bit t	o f			
Syntax:	ADDWFC	f {,d {,a}}					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Operation:	(W) + (f) + (	(C) $\rightarrow$ dest					
Status Affected:	N,OV, C, D	C, Z					
Encoding:	0010	00da f	fff	ffff			
	If 'a' is '0', tt If 'a' is '1', tt GPR bank ( If 'a' is '0' a set is enabl in Indexed I mode when Section 23 Bit-Oriente	placed in data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Process Data		Write to estination			
Example:	ADDWFC	REG, 0,	1				
Before Instruc CARRY I REG W After Instructio CARRY I REG W	pit = 1 = 02h = 4Dh						

ANDLW	AND liter	al with \	N	
Syntax:	ANDLW	k		
Operands:	$0 \le k \le 255$			
Operation:	(W) .AND.	$k \to W$		
Status Affected:	N, Z			
Encoding:	0000	1011	kkkk	kkkk
Description:	The conten 8-bit literal			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read literal 'k'	Proce Data		/rite to W
Example:	ANDLW	05Fh		
Before Instruc	tion			
W	= A3h			
After Instruction	on			



ANDWF	AND W w	ith f		BC		Branch if	Carry	
Syntax:	ANDWF	f {,d {,a}}		Synta	IX:	BC n		
Operands:	$0 \le f \le 255$			Opera	ands:	-128 ≤ n ≤ 1	127	
	d ∈ [0,1] a ∈ [0,1]			Opera	ation:	if CARRY b (PC) + 2 + 2		
Operation:	(W) .AND.	(f) $\rightarrow$ dest		Status	s Affected:	None		
Status Affected:	N, Z			Enco	dina:	1110	0010 nni	nn nnnn
Encoding:	0001	01da ff	ff ffff		ription:	If the CARE	Y bit is '1', the	n the program
Description:	register 'f. I in W. If 'd' is in register ' If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enabl in Indexed	s '1', the result f' (default). he Access Ba he BSR is use (default). nd the extend	result is stored is stored back nk is selected. ed to select the ed instruction ction operates Addressing	Word Cycle	s:	will branch. The 2's con added to the incremented instruction,	nplement num e PC. Since th d to fetch the r the new addre n. This instruct	ber '2n' is e PC will hav next ess will be
	Section 23	.2.3 "Byte-Or	iented and	lf Ju				
			is in Indexed		, Q1	Q2	Q3	Q4
		set Mode" for	details.		Decode	Read literal	Process	Write to PC
Words:	1					'n'	Data	
Cycles:	1				No	No	No	No
Q Cycle Activity:				If No	operation Jump:	operation	operation	operation
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination		Decode	Read literal	Process Data	No
Example: Before Instruc	ANDWF	REG, 0, 0		Exam		HERE	BC 5	1
W	= 17h			I	Before Instruc PC		droop (UDDD)	\ \
REG After Instructi	= C2h			,	After Instructi If CARR	on	dress (HERE)	)
W REG	= 02h = C2h				If CARR PC If CARR PC	= add Y = 0;	dress (HERE dress (HERE	

BCF	Bit Clear	f		
Syntax:	BCF f, b	{,a}		
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$			
Operation:	$0 \rightarrow f < b >$			
Status Affected:	None			
Encoding:	1001	bbba	ffff	ffff
Description:	Bit 'b' in reg If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enabl in Indexed mode when Section 23 Bit-Oriente Literal Offe	he Acces he BSR i (default). nd the ex led, this i Literal O hever $f \leq$ 2.3 "By ed Instru	ss Bank is is used to xtended in nstruction ffset Addro 95 (5Fh). te-Oriento ctions in	select the struction operates essing See ed and Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proce Dat		Write gister 'f'
Example: Before Instructi FLAG_RE After Instructior FLAG_RE	on :G = C7 า		G, 7,	0

Synta		Branch if	negativ	6				
Synte	ax:	BN n						
Oper	ands:	-128 ≤ n ≤ ′	127					
Oper	ation:	if NEGATIV (PC) + 2 + 2						
Statu	s Affected:	None						
Enco	ding:	1110	0110	nnnn	nnnn			
Desc	ription:	ion: If the NEGATIVE bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will hav incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.						
Word	s:	1						
Cycles:		1(2)	1(2)					
Q Cy If Ju	ycle Activity: mp:							
_	Q1	Q2	Q3		Q4			
	Decode	Read literal 'n'	Proces Data	s Wr	ite to PC			
	No	No	No		No			
	operation	operation	operatio	on op	peration			
lf No	o Jump:							
	Q1	Q2	Q3		Q4			
	Decode	Read literal	Proces		No			
		'n'	Data	op	peration			
Exam	<u>iple</u> :	HERE	BN J	ump				

10	_	
After Instruction		
If NEGATIVE PC If NEGATIVE PC	= = = =	1; address (Jump) 0; address (HERE + 2)



RY bit is '0', th h. omplement nur the PC. Since ti ted to fetch the n, the new addu 2n. This instruct instruction.	ne PC will have next ress will be	Enco Desc Word Cycle	ands: ation: s Affected: ding: ription: s: s: s: ycle Activity:	program wi The 2's cor added to th incremente instruction,	(2  bit is '0') 2n → PC 0111 nm ATIVE bit is '0' Il branch. nplement num e PC. Since th d to fetch the the new addre n. This instruc	, then the ber '2n' is e PC will have next ess will be
bit is '0' + 2n $\rightarrow$ PC RRY bit is '0', th h. complement nur the PC. Since the ted to fetch the n, the new addu 2n. This instruc- instruction.	en the program nber '2n' is ne PC will have next ress will be ction is then a	Oper Statu Enco Desc Word Cycle Q C	ation: s Affected: ding: ription: s: s: s: ycle Activity:	if NEGATIV (PC) + 2 + None 1110 If the NEG/ program wi The 2's cor added to th incremente instruction, PC + 2 + 2; two-cycle in 1	(2  bit is '0') 2n → PC 0111 nm ATIVE bit is '0' Il branch. nplement num e PC. Since th d to fetch the the new addre n. This instruc	, then the ber '2n' is e PC will have next ess will be
+ $2n \rightarrow PC$ 0011 nr RRY bit is '0', th h. omplement nur the PC. Since th ted to fetch the n, the new addu 2n. This instruc- instruction.	en the program nber '2n' is ne PC will have next ress will be ction is then a	Statu Enco Desc Word Cycle Q C	s Affected: ding: ription: s: s: s: ycle Activity:	(PC) + 2 + None 1110 If the NEG/ program wi The 2's cor added to th incremente instruction, PC + 2 + 2 two-cycle in 1	$\begin{array}{c c} 2n \rightarrow PC \\ \hline 0111 & nn \\ \hline ATIVE bit is '0' \\ Il branch. \\ nplement num \\ e PC. Since th \\ d to fetch the \\ the new addre \\ n. This instruction \\ \hline Attractional Content \\ \hline Attractiona Con$	, then the ber '2n' is e PC will have next ess will be
RY bit is '0', th h. omplement nur the PC. Since ti ted to fetch the n, the new addu 2n. This instruct instruction.	en the program nber '2n' is ne PC will have next ress will be ction is then a	Enco Desc Word Cycle Q C	ding: ription: s: s: ycle Activity:	1110 If the NEG/ program wi The 2's cor added to th incremente instruction, PC + 2 + 2i two-cycle in	ATIVE bit is '0' Il branch. nplement num e PC. Since th d to fetch the the new addre n. This instruc	, then the ber '2n' is e PC will have next ess will be
RY bit is '0', th h. omplement nur the PC. Since ti ted to fetch the n, the new addu 2n. This instruct instruction.	en the program nber '2n' is ne PC will have next ress will be ction is then a	Desc Word Cycle Q C	s: es: ycle Activity:	If the NEG/ program wi The 2's cor added to th incremente instruction, PC + 2 + 2i two-cycle in	ATIVE bit is '0' Il branch. nplement num e PC. Since th d to fetch the the new addre n. This instruc	, then the ber '2n' is e PC will have next ess will be
h. omplement nur the PC. Since ti ted to fetch the n, the new addr 2n. This instruction.	nber '2n' is ne PC will have next ess will be tion is then a	Word Cycle Q C	s: es: ycle Activity:	program wi The 2's cor added to th incremente instruction, PC + 2 + 2i two-cycle in	Il branch. nplement num e PC. Since th d to fetch the the new addre n. This instruc	ber '2n' is e PC will have next ess will be
00	04	Cycle Q C	es: ycle Activity:			
00	04	QC	cle Activity:	1(2)		
00	04		, ,			
00	$\cap 4$					
Q3	94		Q1	Q2	Q3	Q4
l Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation		No operation	No operation	No operation	No operation
·		lf No	Jump:			
Q3	Q4		Q1	Q2	Q3	Q4
I Process Data	No operation		Decode	Read literal 'n'	Process Data	No operation
BNC Jum	þ	Exam	<u>iple</u> :	HERE	BNN Jump	
address (HERE	2)		PC After Instruction	= ad	·	
e	address (HERE	address (HERE)	address (HERE)	address (HERE) Before Instruction PC After Instruction	address (HERE) Before Instruction address (HERE) PC = ad After Instruction 0; If NEGATIVE = 0;	address (HERE) Before Instruction PC = address (HERE After Instruction 0; If NEGATIVE = 0;

BNC	V	Branch if	Not Ov	erflow	
Synta	ax:	BNOV n			
Oper	ands:	-128 ≤ n ≤ ′	127		
Oper	ation:	if OVERFL( (PC) + 2 + 2		•	
Statu	s Affected:	None			
Enco	ding:	1110	0101	nnnn	nnnn
Desc	ription:	If the OVEF program wi The 2's con added to th incremente instruction, PC + 2 + 2 two-cycle ir	ll branch nplemen e PC. Sir d to fetch the new n. This in	t number nce the P n the nex address struction	<sup>-</sup> '2n' is C will have t will be
Word	ls:	1			
Cycle	es:	1(2)			
Q C If Ju	ycle Activity: mp: Q1	Q2	Q3		Q4
	Decode	Read literal	Proce	1	Vrite to PC
		ʻn'	Dat	а	
	No operation	No operation	No opera		No operation
lf No	o Jump:				
	Q1	Q2	Q3		Q4
	Decode	Read literal 'n'	Proce		No operation
			540	~	operation
Exan	nple:	HERE	BNOV	Jump	
	Before Instruc PC After Instructic If OVERF	= ad on FLOW = 0;		HERE)	
	PC If OVERF PC	LOW = 1;		Jump) HERE +	2)

BNZ		Branch if	Not Zer	ю	
Synta	ax:	BNZ n			
Oper	ands:	-128 ≤ n ≤ 1	127		
Oper	ation:	if ZERO bit (PC) + 2 + 2			
Statu	s Affected:	None			
Enco	ding:	1110	0001	nnnn	nnnn
Desc	ription:	If the ZERC will branch. The 2's con added to the incrementer instruction, PC + 2 + 2r two-cycle in	nplement e PC. Sin d to fetch the new a n. This ins	number " ce the PC the next address w struction is	2n' is will have vill be
Word	s:	1			
Cycle	es:	1(2)			
•	ycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Read literal 'n'	Proce Data		ite to PC
	No operation	No operation	No operat	ion op	No peration
lf No	o Jump:				
	Q1	Q2	Q3		Q4
	Decode	Read literal 'n'	Proce Data		No peration
<u>Exan</u>	nple:	HERE	BNZ J	Jump	
	Before Instruc PC After Instructio	= ad	dress (HI	ERE)	
	If ZERO PC If ZERO PC	= 0; = ad = 1;	dress (Ji dress (Hi	ump) ERE + 2	)

BRA	BRA Unconditional Branch						
Synta	ax:	BRA n					
Oper	ands:	$-1024 \le n \le 1023$					
Oper	ation:	(PC) + 2 + 2n	$\rightarrow$ PC				
Statu	s Affected:	None					
Enco	ding:	1101	0nnn nnn:	n nnnn			
Desc	ription:	the PC. Since mented to feto new address	omplement nur the PC will ha ch the next inst will be PC + 2 a two-cycle ins	ve incre- ruction, the + 2n. This			
Word	ls:	1					
Cycle	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	Write to PC			
	No	No	No	No			
	operation	operation	operation	operation			
	nple: Before Instru PC After Instructi PC	= ac	BRA Jump Idress (HERE Idress (Jump)				

BSF		Bit Set f					
Synt	ax:	BSF f, b	{,a}				
Oper	rands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$					
Oper	ration:	$1 \rightarrow f \le b >$					
Statu	is Affected:	None					
Enco	oding:	1000	bbba	ffff	ffff		
Dest	cription:	Bit 'b' in re If 'a' is '0', ' If 'a' is '1', ' GPR bank If 'a' is '0' a set is enab in Indexed mode when Section 23 Bit-Orient Literal Off	the Acces the BSR (default). (default). and the ex bled, this i Literal O never $f \leq$ <b>3.2.3 "By</b> ed Instru	ss Bank is is used to xtended in nstruction ffset Addre 95 (5Fh). te-Oriento ctions in	select the operates essing See ed and Indexed		
Word	ds:	1	1				
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3	8	Q4		
	Decode	Read register 'f'	Proce Dat		Write gister 'f'		
Example: BSF FLAG_REG, 7, 1 Before Instruction FLAG_REG = 0Ah							
	After Instructio	'n					

fter Instruction FLAG\_REG = 8Ah

BTFSC	Bit Test Fil	e, Skip if Cle	ear			
Syntax:	BTFSC f, b	{,a}				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$					
Operation:	skip if (f <b>)</b>	skip if (f <b>) = 0</b>				
Status Affected:	None					
Encoding:	1011	bbba ff	ff ffff			
Description:	1011bbbaffffffffIf bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction.If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh).See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed					
Words:	1	Literal Offset Mode" for details.				
Cycles:	1(2)					
Q Cycle Activity:	•	cles if skip and 2-word instruc				
Q1	Q2	Q3	Q4			
Decode	Read	Process	No			
If akin:	register 'f'	Data	operation			
lf skip: Q1	Q2	Q3	Q4			
No	No	No	No			
operation	operation	operation	operation			
If skip and followed	,					
Q1	Q2	Q3	Q4			
No operation	No operation	No operation	No operation			
No	No	No	No			
operation	operation	operation	operation			
Example: Before Instruct PC After Instruction If FLAG<1 PC	FALSE : TRUE : ion = add n I> = 0;	ress (HERE)	, 1, 0			
If FLAG<1 PC	<b>&gt; =</b> 1;	ress (True) ress (False)				

	DataSh	64T1	
www.	Datasi	leet40	.COII

BTFS	SS	Bit Test File, Skip if Set					
Synta	x:	BTFSS f, b {,a}					
Opera	ands:	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1]					
Opera	ation:	skip if (f <b>) = 1</b>					
Status Affected:		None					
Encoding:		1010 bbba ffff ffff					
Descr	iption:	1010bbbaffffffffIf bit 'b' in register 'f' is '1', then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction.If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the 					
Words	6:	1					
Cycle: Q Cy	s: cle Activity:		les if skip an 2-word instru				
. ,	Q1	Q2	Q3	Q4			
	Decode	Read	Process	No			
		register 'f'	Data	operation			
lf ski		02	02	01			
Γ	Q1 No	Q2 No	Q3 No	Q4 No			
	operation	operation	operation	operation			
lf ski	o and followed	d by 2-word ins	struction:				
F	Q1	Q2	Q3	Q4			
	No	No	No	No			
-	operation	operation	operation	operation			
	No operation	No operation	No operation	No operation			
L	operation	oporation	oporation	opolation			
<u>Exam</u> E	<u>ple</u> : Before Instruc	FALSE : TRUE :	TFSS FL	AG, 1, 0			
	PC	= add	dress (HERI	Ξ)			
ŀ	After Instructic If FLAG< PC If FLAG< PC	1> = 0; = ado 1> = 1;	dress (FAL: dress (TRUE				



BTG	Bit Toggle f	BOV	Branch if Over	flow
Syntax:	BTG f, b {,a}	Syntax:	BOV n	
Operands:	$0 \le f \le 255$	Operands:	$-128 \le n \le 127$	
	0 ≤ b < 7 a ∈ [0,1]		if OVERFLOW bit (PC) + 2 + 2n $\rightarrow$ F	
Operation:	peration: $(\overline{f} < b >) \to f < b >$		None	
Status Affected:	None	Encoding:	1110 0100	nnnn nnnn
Encoding: Description:	0111bbbaffffffffBit 'b' in data memory location 'f' is inverted.If 'a' is '0', the Access Bank is selected.If 'a' is '0', the Access Bank is selected.If 'a' is '1', the BSR is used to select the GPR bank (default).If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 23.2.3 "Byte-Oriented and 	Description: Words: Cycles: Q Cycle Activity: If Jump:	program will brand The 2's compleme added to the PC. S incremented to fet instruction, the ne	ent number '2n' is Since the PC will have tch the next w address will be instruction is then a
Words:	1	Q1	Q2 (	Q3 Q4
Cycles:	1	Decode		ocess Write to PC ata
Q Cycle Activity	Q2 Q3 Q4	No operation		No No ration operation
Decode	ReadProcessWriteregister 'f'Dataregister 'f'	If No Jump: Q1	Q2 (	Q3 Q4
Example:	BTG PORTC, 4, 0	Decode		ocess No lata operation
Before Inst PORT After Instru PORT	<b>C</b> = 0111 0101 <b>[75h]</b>	Example: Before Instruc PC After Instructi If OVER PC If OVER PC	= address on FLOW = 1; = address FLOW = 0;	

ΒZ		Branch if	Branch if Zero				
Synta	ax:	BZ n					
Oper	ands:	-128 ≤ n ≤ 1	$-128 \le n \le 127$				
Oper	ation:		if ZERO bit is '1' (PC) + 2 + 2n $\rightarrow$ PC				
Statu	s Affected:	None					
Enco	ding:	1110	0000 nn:	nn nnnn			
Desc	ription:	If the ZERO bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.					
Word	ls:	1					
Cycle	es:	1(2)					
Q C If Ju	ycle Activity: mp:						
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	Write to PC			
	No operation	No operation	No operation	No operation			
lf No	o Jump:						
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	No operation			
	L		2010	sporation			
Exan	nple:	HERE	BZ Jump				
	Before Instruc PC After Instructic	= ad	dress (HERE	)			
	If ZERO PC If ZERO PC	= 0;	dress (Jump dress (HERE				

Syntax	C.	CALL k {,	s}		
Opera	nds:	0 ≤ k ≤ 104 s ∈ [0,1]	8575		
Opera	tion:	$(PC) + 4 \rightarrow TOS,$ $k \rightarrow PC<20:1>,$ if s = 1 $(W) \rightarrow WS,$ $(Status) \rightarrow STATUSS,$ $(BSR) \rightarrow BSRS$			
Status	Affected:	None			
	ling: ord (k<7:0>) ord(k<19:8>)	1110 1111	110s k <sub>19</sub> kkk	k <sub>7</sub> kk kkk}	
Descri	puon.	Subroutine memory ra (PC + 4) is stack. If 's' registers a	nge. Firs pushed = 1, the re also pu	t, returr onto the W, State ushed in	n address e return us and BS nto their
Descri	puon.	memory ra (PC + 4) is stack. If 's'	nge. Firs pushed = 1, the re also pu shadow u and BSR urs (defa e 'k' is loa	t, return onto the W, State ushed in register S. If 's' oult). Th oded inte	n address e return us and BS nto their rs, WS, = 0, no nen, the to PC<20: <sup>2</sup>
Words		memory ra (PC + 4) is stack. If 's' registers an respective STATUSS update occ 20-bit value	nge. Firs pushed = 1, the re also pu shadow u and BSR urs (defa e 'k' is loa	t, return onto the W, State ushed in register S. If 's' oult). Th oded inte	n address e return us and BS nto their rs, WS, = 0, no nen, the to PC<20: <sup>2</sup>
	÷	memory ra (PC + 4) is stack. If 's' registers an respective STATUSS : update occ 20-bit value CALL is a	nge. Firs pushed = 1, the re also pu shadow u and BSR urs (defa e 'k' is loa	t, return onto the W, State ushed in register S. If 's' oult). Th oded inte	n address e return us and BS nto their rs, WS, = 0, no nen, the to PC<20: <sup>2</sup>
Words	÷	memory ra (PC + 4) is stack. If 's' registers ar respective STATUSS update occ 20-bit value CALL is a	nge. Firs pushed = 1, the re also pu shadow u and BSR urs (defa e 'k' is loa	t, return onto the W, State ushed in register S. If 's' oult). Th oded inte	n address e return us and BS nto their rs, WS, = 0, no nen, the to PC<20: <sup>2</sup>
Words	.: S:	memory ra (PC + 4) is stack. If 's' registers ar respective STATUSS update occ 20-bit value CALL is a	nge. Firs pushed = 1, the re also pu shadow u and BSR urs (defa e 'k' is loa	t, returr onto the W, Statu ushed in register S. If 's' ult). Th ded inte instruct	n address e return us and BS nto their rs, WS, = 0, no nen, the to PC<20: <sup>2</sup>
Words	: :: s: cle Activity:	memory ra (PC + 4) is stack. If 's' registers au respective STATUSS : update occ 20-bit value CALL is a 2 2	nge. Firs pushed ( = 1, the ' e also pushadow i and BSR urs (defa e 'k' is loa two-cycle	t, returr onto the W, Statu ushed in register S. If 's' ult). Th ded inte instruct PC to sk	n address e return us and BS nto their 's, WS, = 0, no hen, the to PC<20.'
Words	: s: cle Activity: Q1 Decode No	memory ra (PC + 4) is stack. If 's' registers ar respective STATUSS update occ 20-bit value CALL is a 2 2 2 Q2 Read literal 'k'<7:0>,	nge. Firs pushed of = 1, the ' re also pu shadow i and BSR urs (defa e 'k' is loa two-cycle Q3 PUSH F stac	t, return onto the W, Statu ushed in register S. If 's' ult). Th ded into e instruct PC to ck	n address e return us and BS nto their rs, WS, = 0, no nen, the to PC<20: ction. Q4 Read liter 'k'<19:8> Write to P No
Words	: s: cle Activity: Q1 Decode	memory ra (PC + 4) is stack. If 's' registers ar respective STATUSS update occ 20-bit value CALL is a 2 2 2 Q2 Read literal 'k'<7:0>,	nge. Firs pushed of = 1, the ' re also pu shadow i and BSR urs (defa e 'k' is loa two-cycle Q3 PUSH F stac	t, return onto the W, Statu ushed in register S. If 's' ult). Th ded into e instruct PC to ck	n address e return us and BS nto their rs, WS, = 0, no nen, the to PC<20: ction. Q4 Read liter 'k'<19:8> Write to P

PC	=	address	(HERE)
After Instruction	n		
WS	= = =	address W	(THERE) (HERE + 4)
BSRS STATUSS	=	BSR Status	



CLRF	Clear f	CLRWDT	Clear Watchdog Timer
Syntax:	CLRF f {,a}	Syntax:	CLRWDT
Operands:	$0 \le f \le 255$	Operands:	None
Operation:	$a \in [0,1]$ 000h → f 1 → Z	Operation:	000h $\rightarrow$ WDT, 000h $\rightarrow$ WDT postscaler, 1 $\rightarrow$ TO, 1 $\rightarrow$ PD
Status Affected:	Z	Status Affected:	$T \rightarrow PD$ TO, PD
Encoding:	0110 101a ffff ff		
Description:	Clears the contents of the specified	Encoding:	0000 0000 0000 0100
	register. If 'a' is '0', the Access Bank is selec If 'a' is '1', the BSR is used to selec GPR bank (default). If 'a' is '0' and the extended instruct	е	CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits, $\overline{\text{TO}}$ and $\overline{\text{PD}}$ , are set.
	set is enabled, this instruction open	vvoras'	1
	in Indexed Literal Offset Addressing	Cycles:	1
	mode whenever $f \le 95$ (5Fh). See	Q Cycle Activity:	
	Section 23.2.3 "Byte-Oriented an Bit-Oriented Instructions in Index		Q2 Q3 Q4
	Literal Offset Mode" for details.	Decode	No Process No operation Data operation
Words:	1		
Cycles:	1	Example:	CLRWDT
Q Cycle Activity:		Before Instruc	ction
Q1	Q2 Q3 Q4	WDT Co	
Decode	Read         Process         Write           register 'f'         Data         register	After Instruction WDT Co WDT Po	ounter = 00h
Example:	CLRF FLAG_REG, 1	TO PD	= 1 = 1
Before Instruc FLAG_F After Instructi FLAG_F	EG = 5Ah on		

COMF	Complement f	CPFSEQ	Compare f with W, skip if f = W
Syntax:	COMF f {,d {,a}}	Syntax:	CPFSEQ f {,a}
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \end{array}$	Operands:	0 ≤ f ≤ 255 a ∈ [0,1]
	<b>a</b> ∈ [0,1]	Operation:	(f) - (W),
Operation:	$(\overline{f}) \rightarrow dest$		skip if (f) = (W) (unsigned comparison)
Status Affected:	N, Z	Status Affected:	None
Encoding:	0001 11da ffff ffff	Encoding:	0110 001a ffff ffff
Description: Words:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.	Description:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If 'f' = W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 23.2.3 "Byte-Oriented and
Cycles:	1		Bit-Oriented Instructions in Indexed
-			Literal Offset Mode" for details.
Q Cycle Activity		Words:	1
Q1 Decode	Q2         Q3         Q4           Read         Process         Write to destination	Cycles:	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.
		Q Cycle Activity:	
Example:	COMF REG, 0, 0	Q1	Q2 Q3 Q4
Before Instr REG	ruction = 13h	Decode	ReadProcessNoregister 'f'Dataoperation
After Instruc		lf skip:	
REG	= 13h	Q1	Q2 Q3 Q4
W	= ECh	No	No No No
		operation	operation operation operation
		•	ed by 2-word instruction:
		Q1 No	Q2 Q3 Q4 No No No
		operation	operation operation operation
		No	No No No
		operation	operation operation operation
		Example:	HERE CPFSEQ REG, 0 NEQUAL : EQUAL :
		Before Instru PC Add W REG	iction

REG After Instruction	=	?	
If REG PC If REG PC	= = ≠	W;	(EQUAL) (NEOUAL)



CPF	SGT	Compare	f with W, sk	ip if f > W			
Synta		CPFSGT		-			
-	ands:	0 ≤ f ≤ 255	i (,aj				
Oper	anus.	0 ≤ 1 ≤ 255 a ∈ [0,1]					
Oper	ation:	(f) - (W),					
opo.		skip if (f) > (	(W)				
		(unsigned c	comparison)				
Statu	s Affected:	None					
Enco	ding:	0110	010a fff	ff ffff			
Desc	ription: Is:	0110010aIIIIIIIICompares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction.If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction.If 'a' is '0', the Access Bank is selected.If 'a' is '0', the Access Bank is selected.If 'a' is '1', the BSR is used to select the 					
			1				
Cycle	es:	•	cles if skip and 2-word instrue				
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	No			
lf ok	in:	register 'f'	Data	operation			
lf sk		02	03	04			
	Q1 No	Q2 No	Q3 No	Q4 No			
	operation	operation	operation	operation			
lf sk		d by 2-word in					
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
	No	No operation	No	No operation			
	operation	operation	operation	operation			
<u>Exan</u>	nple:	HERE NGREATER GREATER	CPFSGT RE : :	G, 0			
	Before Instruc	tion					
	PC		dress (HERE)				
	W	= ?					
	After Instruction						
	If REG	> W;					
	PC If REG	= Ad ≤ W;	dress (GREAT	TER)			
	PC	,	dress (NGREA	ATER)			

CPF	SLT	Compare	f with W, sk	ip if f < W			
Synta	ax:	CPFSLT f	{,a}				
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]					
Oper	ation:		(f) – (W), skip if (f) < (W) (unsigned comparison)				
Statu	s Affected:	None	None				
Encoding:		0110	0110 000a ffff ffff				
Description: Compares the contents of data location 'f' to the contents of W performing an unsigned subtra If the contents of 'f' are less th contents of W, then the fetche instruction is discarded and a t executed instead, making this two-cycle instruction. If 'a' is '0', the Access Bank is If 'a' is '1', the BSR is used to s GPR bank (default).			of W by ubtraction. ss than the tched ind a NOP is this a ink is selected.				
Word	le.	1	doladit).				
Words: Cycles:		1(2) Note: 3 c	1(2)				
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read register 'f'	Process Data	No operation			
lf sk	ip:						
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation		operation operation				
IT SK	ip and followed Q1	d by 2-word in: Q2	Q3	04			
	No	No	No	Q4 No			
	operation	operation	operation	operation			
	No	No	No	No			
	operation	operation	operation	operation			
Example:		HERE ( NLESS : LESS :		1			
	Before Instruc PC	= Ad	dress (HERE)	)			
	W After Instructic	= ?					
	If REG	< W;					
	PC	,	dress (LESS)	)			
	If REG PC	≥ W; = Ad	dress (NLES:	5)			

DAW	Decimal A	djust W Re	gister	DECF	Decremer	nt f		
Syntax:	DAW			Syntax:	DECF f{,d	{,a}}		
Operands:	None			Operands:	$0 \leq f \leq 255$			
Operation:	•	> 9] or [DC = 1 6 → W<3:0>;	] then		d ∈ [0,1] a ∈ [0,1]			
	else			Operation:	$(f) - 1 \rightarrow de$	st		
	(W<3:0>) –	→ W<3:0>;		Status Affected:	C, DC, N, C	V, Z		
	lf [W<7:4> ·	+ DC > 9] or [C	; = 1] then	Encoding:	0000	01da ff	ff ffff	
	( /	$6 + DC \rightarrow W$	<7:4>;	Description:	Decrement	register 'f'. If	'd' is '0', the	
else (W<7:4>) + DC $\rightarrow$ W<7:4>				result is stored in W. If 'd' is '1', the				
Status Affected:	( <b>1</b> , 1, 1, 1) . С	00 / 11 - 11 - 1			(default).	result is stored back in register 'f' (default).		
Encoding: 0000 0000 0111			-		nk is selected.			
Encoding:       0000       0000       0111         Description:       DAW adjusts the eight-bit value in W, resulting from the earlier addition of two			lf 'a' is '1', tł GPR bank (		ed to select the			
					,	. ,	ed instruction	
	· ·	ach in packed	,			,	ction operates	
	and product	es a correct pa	icked BCD			_iteral Offset / ever f ≤ 95 (5	0	
Words:	1				Section 23.	.2.3 "Byte-Or	iented and	
Cycles:	1					d Instructior et Mode" for	is in Indexed	
Q Cycle Activity:				Words:	1		uelans.	
Q1	Q2	Q3	Q4					
Decode	Read	Process	Write	Cycles:	1			
	register W	Data	W	Q Cycle Activity		02	Q4	
Example1:				Q1 Decode	Q2 Read	Q3 Process	Write to	
	DAW			200000	register 'f'	Data	destination	
Before Instruc								
W C	= A5h = 0			Example:	DECF C	CNT, 1, 0	I	
DC	= 0			Before Instr				
After Instructi				CNT Z	= 01h = 0			
W C	= 05h = 1			After Instruc	ction			
DC Example 2:	= 0			CNT Z	= 00h = 1			
Before Instruc	ction			_	-			
W	= CEh							
C	= 0							
DC After Instructi	= 0 on							
W	= 34h							
C	= 1 = 0							
DC	= 0							



DEC	FSZ	Decremer	nt f, skip if O	)				
Synta	ax:	DECFSZ f	{,d {,a}}					
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	d ∈ [0,1]					
Oper	ation:	.,	$(f) - 1 \rightarrow dest,$ skip if result = 0					
Statu	is Affected:	None						
Enco	oding:	0010	0010 11da ffff ffff					
Desc	sription:	decremente placed in W placed back If the result which is alru and a NOP i it a two-cyci If 'a' is '0', th If 'a' is '1', th GPR bank ( If 'a' is '0' al set is enabli in Indexed I mode when Section 23 Bit-Oriente	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Word	ls:	1						
Cycle	es:		rcles if skip an 2-word instru					
-	es: ycle Activity:	Note: 3 cy						
-	ycle Activity: Q1	Note: 3 cy by a Q2	Q3	Q4				
-	ycle Activity:	Note: 3 cy by a Q2 Read	1 2-word instru	Q4 Write to				
-	ycle Activity: Q1 Decode	Note: 3 cy by a Q2	Q3 Process	Q4				
QC	ycle Activity: Q1 Decode	Note: 3 cy by a Q2 Read	Q3 Process	Q4 Write to				
QC	ycle Activity: Q1 Decode ip: Q1 No	Note: 3 cy by a Q2 Read register f Q2 No	Q3 Process Data Q3 No	Q4 Write to destination Q4 No				
Q C	ycle Activity: Q1 Decode ip: Q1 No operation	Note: 3 cy by a Q2 Read register f Q2 No operation	Q3 Process Data Q3 No operation	Q4 Write to destination Q4				
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe	Note: 3 cy by a Q2 Read register f Q2 No operation d by 2-word ins	Q3 Process Data Q3 Q3 No operation struction:	Q4 Write to destination Q4 No operation				
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1	Note: 3 cy by a Q2 Read register f Q2 No operation d by 2-word ins Q2	Q3 Process Data Q3 No operation struction: Q3	Q4 Write to destination Q4 No operation Q4				
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No	Note: 3 cy by a Q2 Read register f Q2 No operation d by 2-word ins Q2 No	Q3 Process Data Q3 No operation struction: Q3 No	Q4 Write to destination Q4 No operation Q4 No				
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation	Note: 3 cy by a Q2 Read register f Q2 No operation d by 2-word ins Q2 No operation	Q3 Process Data Q3 No operation struction: Q3 No operation	Q4 Write to destination Q4 No operation Q4 No operation				
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No	Note: 3 cy by a Q2 Read register f Q2 No operation d by 2-word ins Q2 No	Q3 Process Data Q3 Q3 No operation struction: Q3 No operation No operation	Q4 Write to destination Q4 No operation Q4 No operation No				
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation	Note: 3 cy by a Q2 Read register f' Q2 No operation d by 2-word ins Q2 No operation No	Q3 Process Data Q3 No operation struction: Q3 No operation	Q4 Write to destination Q4 No operation Q4 No operation				
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No operation	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation HERE	Q3 Process Data Q3 Q3 No operation struction: Q3 No operation No operation	Q4 Write to destination Q4 No operation Q4 No operation No				
Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No operation	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation HERE CONTINUE tion = Address	Q3 Process Data Q3 No operation struction: Q3 No operation No operation DECFSZ GOTO	Q4 Write to destination Q4 No operation Q4 No operation No operation				
Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No operation nple: Before Instruct PC	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation HERE CONTINUE tion = Address	Q3 Process Data Q3 No operation struction: Q3 No operation No operation DECFSZ GOTO	Q4 Write to destination Q4 No operation Q4 No operation No operation				
Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No operation No operation Mo eperation No operation After Instructio CNT If CNT	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation HERE CONTINUE tion = Address on = CNT - 1 = 0;	Q3 Process Data Q3 No operation struction: Q3 No operation No operation DECFSZ GOTO DECFSZ GOTO	Q4 Write to destination Q4 No operation Q4 No operation CNT, 1, 1 LOOP				

DCFSNZ	Decremer	nt f, skip if n	ot 0		
Syntax:	DCFSNZ	f {,d {,a}}			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	(f) – 1 $\rightarrow$ de skip if result				
Status Affected:	None				
Encoding:	0100	11da fff	f fff		
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1				
Cycles:		cycles if skip a a 2-word instr			
Q Cycle Activity:	·				
Q1	Q2	Q3	Q4		
Decode	Read	Process	Write to		
	register 'f'	Data	destination		
If skip:	00	00	04		
Q1	Q2	Q3	Q4		
No operation	No operation	No operation	No operation		
If skip and followe			oporation		
Q1	Q2	Q3	Q4		
No	No	No	No		
operation	operation	operation	operation		
No	No	No	No		
operation	operation	operation	operation		
Example:	HERE I ZERO : NZERO :	:	IP, 1, 0		
Before Instruc		2			
TEMP After Instructio	= n	?			
TEMP	=	TEMP – 1,			
If TEMP PC	=	0; Address (2	(FRO)		
If TEMP PC	_ ≠ =	0;	NZERO)		

www.DataSheet4U.	com

GOT	ю	Uncondit	ional Brancl	h	INC	F	Incremen	t f	
Synta	ax:	GOTO k			Syn	tax:	INCF f{,c	d {,a}}	
Oper	ands:	$0 \le k \le 104$	8575		Ope	rands:	$0 \leq f \leq 255$		
Operation:		$k \rightarrow PC < 20:1 >$				d ∈ [0,1] a ∈ [0,1]			
Status Affected: None		One	$a \in [0,1]$ Operation: (f) + 1 $\rightarrow$ dest						
Enco	•					us Affected:	C, DC, N,		
	/ord (k<7:0>) word(k<19:8>)	1110 1111	1111 k <sub>7</sub> k k <sub>10</sub> kkk kkl	0		oding:	0010		ff ffff
2nd word(k<19:8>)       1111       k19kkk         Description:       GOTO allows an unco anywhere within entire 2-Mbyte memory rang value 'k' is loaded into GOTO is always a two instruction.		vs an uncondit within entire emory range. T loaded into PC ways a two-cyo	Гhe 20-bit C<20:1>.	Des	cription:	incremente placed in W placed bac If 'a' is '0', t If 'a' is '1', t	he BSR is use	he result is ne result is	
Word	ls:	2 GPR bank (default). If 'a' is '0' and the ex		· /	ed instruction				
Cycle	es:	2					set is enab	led, this instru	ction operates
QC	ycle Activity:							Literal Offset	0
	Q1	Q2	Q3	Q4	1			never f ≤ 95 (5 5. <b>2.3 "Byte-O</b> i	,
	Decode	Read literal 'k'<7:0>,	No operation	Read literal 'k'<19:8>, Write to PC			Bit-Oriente		ns in Indexed
	No	No	No	No	Wor	ds:	1		
	operation	operation	operation	operation	Сус	les:	1		
					Q	Cycle Activity:			
Exan	nple:	GOTO THE	RE			Q1	Q2	Q3	Q4
	After Instructio PC =	n Address (T	HERE)			Decode	Read register 'f'	Process Data	Write to destination
					Exa	mple:	INCF	CNT, 1, 0	)
						Before Instruct CNT C DC After Instruction CNT Z C DC	= FFh = 0 = ? = ?		



INC	FSZ	Incremen	t f, skip if 0			
Synta	ax:	INCFSZ f	{,d {,a}}			
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	<b>d</b> ∈ [0,1]			
Operation:		(f) + 1 $\rightarrow$ de skip if resul				
Statu	s Affected:	None				
Enco	oding:	0011	11da ffi	ff ffff		
Description: The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, makin it a two-cycle instruction. If 'a' is '0', the Access Bank is selecter If 'a' is '1', the BSR is used to select th GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operater in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexeet Literal Offset Mode" for details.						
			set moue ioi			
\A/ord	10.	4				
Word		1 1(2)				
Cycle	es: ycle Activity:	1(2) Note: 3 cy by a	cles if skip and 2-word instruc	followed ction.		
Cycle	es:	1(2) Note: 3 cy		followed		
Cycle	ycle Activity:	1(2) Note: 3 cyn by a Q2	2-word instruc Q3	l followed ction. Q4		
Cycle	ycle Activity: Q1 Decode	1(2) Note: 3 cy by a Q2 Read	2-word instruct Q3 Process	f followed ction. Q4 Write to		
Cycle Q C	ycle Activity: Q1 Decode ip: Q1	1(2) Note: 3 cy by a Q2 Read register f	2-word instruct Q3 Process Data Q3	d followed ction. Q4 Write to destination Q4		
Cycle Q C	ycle Activity: Q1 Decode ip: Q1 No	1(2) Note: 3 cy by a Q2 Read register f <sup>*</sup> Q2 No	2-word instruct Q3 Process Data Q3 No	d followed ction. Q4 Write to destination Q4 No		
Q C	ycle Activity: Q1 Decode ip: Q1 No operation	1(2) Note: 3 cy by a Q2 Read register f Q2 No operation	2-word instruct Q3 Process Data Q3 No operation	d followed ction. Q4 Write to destination Q4		
Q C	ycle Activity: Q1 Decode ip: Q1 No operation	1(2) Note: 3 cyn by a Q2 Read register 'f' Q2 No operation d by 2-word in:	2-word instruct Q3 Process Data Q3 No operation	d followed ction. Q4 Write to destination Q4 No operation		
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1	1(2) Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word in: Q2	2-word instruct Q3 Process Data Q3 No operation struction: Q3	d followed ction. Q4 Write to destination Q4 No operation Q4		
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe	1(2) Note: 3 cyn by a Q2 Read register 'f' Q2 No operation d by 2-word in:	2-word instruct Q3 Process Data Q3 No operation struction:	d followed ction. Q4 Write to destination Q4 No operation		
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No	1(2) Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No	d followed ction. Q4 Write to destination Q4 No operation Q4 No		
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation	1(2) Note: 3 cy by a Q2 Read register f Q2 No operation d by 2-word in: Q2 No operation	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation	d followed ction. Q4 Write to destination Q4 No operation Q4 No operation		
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation	1(2) Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word in Q2 No operation No operation No operation	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation No operation	d followed ction. Q4 Write to destination Q4 No operation Q4 No operation No		
Cycle Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation nple: Before Instruct PC	1(2) Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation HERE NZERO ZERO tion = Address	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation No operation	A followed ction. Q4 Write to destination Q4 No operation No operation		
Cycle Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation No operation Mo operation No operation After Instructio CNT If CNT	1(2) Note: 3 cyuby a Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation Mo operation HERE NZERO ZERO a con = Address on = CNT + a o;	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation No operation	A followed ction. Q4 Write to destination Q4 No operation No operation		
Cycle Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation nple: Before Instructio PC After Instructio	1(2) Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation d by 2-word in: Q2 No operation HERE NZERO ZERO tion = Address on = CNT + 4	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation No operation No operation	A followed ction. Q4 Write to destination Q4 No operation No operation		

INF	SNZ	t f, skip if no	ot 0				
Synta	ax:	INFSNZ f	{,d {,a}}				
Oper	ands:	$0 \leq f \leq 255$					
		<b>d</b> ∈ [0,1]					
			<b>a</b> ∈ [0,1]				
Oper	ation:	(f) + 1 $\rightarrow$ de					
Status Affected:		skip if resul	ι≠∪				
Encoding:			None				
	•	0100	10da ffi				
Word		The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. 1 1(2)					
			cycles if skip a a 2-word instr				
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	Write to			
		register 'f'	Data	destination			
lf sk	•			<u>.</u>			
	Q1	Q2	Q3	Q4			
	No operation	No operation	No operation	No operation			
lf sk	ip and followe			operation			
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exar</u>	nple:	HERE ZERO NZERO	INFSNZ REG	<b>,</b> 1 <b>,</b> 0			
	Before Instruc PC		6 (HERE)				
	After Instructio	, , , , , , , , , , , , , , , , , , , ,	• ()				
	REG	= REG +	1				
	If REG PC	<ul> <li>≠ 0;</li> <li>= Address</li> </ul>	(NZERO)				
	If REG	= 0;					
	PC	= Address	G (ZERO)				

www.DataSheet4U.com
---------------------

IOR	ORLW Inclusive OR literal with W						
Synta	ax:	IORLW k	IORLW k				
Oper	ands:	$0 \le k \le 255$	$0 \le k \le 255$				
Oper	ation:	(W) .OR. $k \rightarrow W$					
Status Affected: N, Z							
Enco	ding:	0000	1001	kkkk	kkkk		
Desc	ription:	The conter eight-bit lite W.					
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3	5	Q4		
	Decode	Read literal 'k'	Proce Dat		rite to W		
Exan	nple:	IORLW	35h				

Before Instr	uction	
W	=	9Ah

W = After Instruction

W = BFh

IORWF	Inclusive OR W with f						
Syntax:	IORWF f	{,d {,a}}					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Operation:	(W) .OR. (f) $\rightarrow$ dest						
Status Affected:	N, Z						
Encoding:	0001	00da	ffff	ffff			
Waster	the result is (default). If 'a' is '0', ti If 'a' is '1', ti GPR bank ( If 'a' is '0' a set is enabl in Indexed I mode when Section 23 Bit-Oriente Literal Offs	Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Proce Dat		Write to destination			
Example:	IORWF RE	ESULT,	0, 1				

ample:	TC	KMF.			
Before Instruc	tion				
RESULT	=	13h			
W	=	91h			
After Instruction					
RESULT	=	13h			
W	=	93h			

DS41365D-page 300



LFS	R	Load FSF	र		MOVF	Move f	
Synta	ax:	LFSR f, k			Syntax: MOVF f {,d {,a}}		
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 409 \end{array}$	5		Operands:	$0 \le f \le 255$ $d \in [0,1]$	
Oper	ation:	$k\toFSRf$				<b>a</b> ∈ [0,1]	
Statu	s Affected:	None			Operation:	$f \rightarrow dest$	
Enco	ding:	1110 1111	1110 00 0000 k <sub>7</sub> k	1 1 1	Status Affected Encoding:	d: N,Z	
Desc	ription:		literal 'k' is loa Register point		Description:	The contents of register 'f' are moved to a destination dependent upon the	
Word	s:	2				status of 'd'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is	
Cycle	es:	2				placed back in register 'f' (default).	
QC	cle Activity:					Location 'f' can be anywhere in the	
	Q1	Q2	Q3	Q4		256-byte bank. If 'a' is '0', the Access Bank is selected.	
	Decode	Read literal 'k' MSB	Process Data	Write literal 'k' MSB to FSRfH		If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates	
Exam	Decode	Read literal 'k' LSB	Process Data	Write literal 'k' to FSRfL		in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.	
	After Instructio FSR2H		h-		Words:	1	
	FSR2H FSR2L	= 03 = AE			Cycles:	1	
					Q Cycle Activ	/itv <sup>.</sup>	
					Q1	Q2 Q3 Q4	
					Deco	de Read Process Write W register 'f' Data	
					Example:	MOVF REG, 0, 0	
					Before In		
					REC	G = 22h = FFh	
					VV After Inst REC W	truction	

MO	/FF	Move f to	f					MO	/LB
Synta	ax:	MOVFF f	s,f <sub>d</sub>				•	Synt	ax:
Oper	ands:	$0 \le f_s \le 40$						Oper	ands:
-		$0 \le f_d \le 40$	95					Oper	ration:
•	ation:	$(f_s) \to f_d$						Statu	is Affected:
Statu	s Affected:	None					-	Enco	oding:
1st w	oding: vord (source) word (destin.)	1100 1111	ffff ffff	fff fff		ffff <sub>s</sub> ffff <sub>d</sub>		Desc	cription:
Desc	ription:	The conter moved to c Location of in the 4096 FFFh) and can also be FFFh. Either sour (a useful s MOVFF is transferring peripheral buffer or at The MOVFF PCL, TOSU destination	lestinatio source ' byte da' location e anywhe ce or des porcial situ particular g a data n register ( n I/O port n instructi J, TOSH	n regis f <sub>s</sub> ' can ta spa of des ere from stination uation ly use nemor such a ) on can or TO	ster be a ce (0 stinat m 00 on ca ). ful fo as the nnot	(f <sub>d</sub> ). anywhere 200h to cion (f <sub>d</sub> ) 20h to an be W or cation to a e transmit use the		Word Cycle Q C	es: ycle Activity: Q1 Decode
Word	ls:	2							
Cycle	es:	2 (3)							
QC	ycle Activity:								
	Q1	Q2	Q	3		Q4	-		
	Decode	Read	Proce	ess		No			

MOVLB	Move lite	Move literal to low nibble in BSR					
Syntax:	MOVLB k						
Operands:	$0 \le k \le 255$	$0 \leq k \leq 255$					
Operation:	$k \to BSR$	$k \rightarrow BSR$					
Status Affected:	None						
Encoding:	0000	0000 0001 0000 kkkk					
Description:	Bank Select of BSR<7:4	The eight-bit literal 'k' is loaded into the Bank Select Register (BSR). The value of BSR<7:4> always remains '0', regardless of the value of k <sub>7</sub> :k <sub>4</sub> .					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	1	Q4			
Decode	Read literal 'k'	Proce Dat		rite literal			
Example:	MOVLB	5					
Before Instruc BSR Reg		h					

0	
After Instruction	
BSR Register =	05h

#### Example: MOVFF REG1, REG2

Decode

Before	Instruction	

register 'f'

(src)

No

operation

No dummy read

Data

No

operation

operation

Write

register 'f' (dest)

REG1 REG2	= =	33h 11h
After Instruction		
REG1	=	33h
REG2	=	33h



MOVLW	Move lite	Move literal to W				
Syntax:	MOVLW F	<				
Operands:	$0 \le k \le 255$	$0 \leq k \leq 255$				
Operation:	$k\toW$	$k\toW$				
Status Affected:	None	None				
Encoding:	0000	1110 kkkk kkkk				
Description:	The eight-t	The eight-bit literal 'k' is loaded into W.				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read literal 'k'	Proce Dat		Vrite to W		
Example:	MOVLW	5Ah				
After Instruct	ion					
W	= 5Ah					

MOVWF	Move W t	o f		
Syntax:	MOVWF	f {,a}		
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]			
Operation:	$(W) \to f$			
Status Affected:	None			
Encoding:	0110	111a	ffff	ffff
	256-byte ba If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enab in Indexed mode wher Section 23	he Acces he BSR is (default). and the ex led, this in Literal Of never $f \leq 9$	s used to atended in Instruction fset Addro 95 (5Fh).	select the istruction operates essing See
	Bit-Oriente	ed Instru	ctions in	Indexed
Words:		ed Instru	ctions in	Indexed
	Bit-Oriente Literal Offe	ed Instru	ctions in	Indexed
Cycles:	Bit-Oriente Literal Offe 1	ed Instru	ctions in	Indexed
	Bit-Oriente Literal Offe 1	ed Instru	ctions in	Indexed
Cycles: Q Cycle Activity:	Bit-Oriente Literal Offs 1 1	ed Instruc set Mode	ctions in " for deta	Indexed tills.
Cycles: Q Cycle Activity: Q1	Bit-Oriente Literal Offs 1 1 Q2 Read register 'f'	ed Instruction set Mode Q3 Proce	ctions in " for deta	Indexed iils. Q4 Write
Cycles: Q Cycle Activity: Q1 Decode	Bit-Oriente Literal Offs 1 1 Q2 Read register 'f'	ed Instruction set Mode Q3 Proce Data	ctions in " for deta	Indexed iils. Q4 Write
Cycles: Q Cycle Activity: Q1 Decode Example:	Bit-Oriente Literal Offs 1 1 Q2 Read register 'f' MOVWF tion = 4Fh = FFh	ed Instruction set Mode Q3 Proce Data	ctions in " for deta	Indexed iils. Q4 Write

© 2010 Microchip Technology Inc.

MULLW	Multiply li	iteral with V	v	MULWF	Multiply	W with f	
Syntax:	MULLW	k		Syntax:	MULWF	f {,a}	
Operands:	$0 \le k \le 255$			Operands:	0 ≤ f ≤ 255	5	
Operation:	(W) x k $\rightarrow$ F	PRODH:PRO	DL		<b>a</b> ∈ [0,1]		
Status Affected:	None			Operation:	(W) x (f) –	PRODH:PR	ODL
Encoding:	0000	1101 kk	kk kkkk	Status Affected:	None		
Description:	An unsigne	d multiplicatio	on is carried	Encoding:	0000	001a ff	ff ffff
	8-bit literal <sup>1</sup> placed in th pair. PROD W is uncha None of the Note that no possible in	ik'. The 16-bit le PRODH:PF H contains th nged. Status flags either overflov	RODL register e high byte. are affected. w nor carry is . A zero result	Description:	An unsigned multiplication is can out between the contents of W a register file location 'f'. The 16-b result is stored in the PRODH:PI register pair. PRODH contains th high byte. Both W and 'f' are unchanged. None of the Status flags are affe Note that neither overflow nor ca		s of W and the The 16-bit CODH:PRODL ontains the " are are affected.
Words:	1				•	this operation	
Cycles:	1				•	bssible but not the Access B	
Q Cycle Activity:					selected.	f 'a' is '1', the	BSR is used
Q1	Q2	Q3	Q4			ne GPR bank	(default). ded instruction
Decode Example: Before Instruct	Read literal 'k' MULLW	Process Data	Write registers PRODH: PRODL		set is enal operates i Addressin f ≤ 95 (5Fr <b>"Byte-Ori</b>	bled, this instru- n Indexed Lite g mode when n). See <b>Sectio</b> ented and Bit ns in Indexed	uction eral Offset ever on 23.2.3
W	= E2	h		Words:	1		
PRODH	= ?			Cycles:	1		
PRODL After Instruction	= ? n			Q Cycle Activity:			
W	= E2	h		Q1	Q2	Q3	Q4
PRODH PRODL	= AD = 08			Decode	Read register 'f'	Process Data	Write registers PRODH: PRODL
				Example:	MULWF	REG, 1	

ле. Before Instruction

Before Instruction		
W REG PRODH PRODL After Instruction	= = =	C4h B5h ? ?
W REG PRODH PRODL	= = =	C4h B5h 8Ah 94h



NEGF	Negate f				
Syntax:	NEGF f	{,a}			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]				
Operation:	$(\overline{f}) + 1 \rightarrow$	f			
Status Affected:	N, OV, C, I	DC, Z			
Encoding:	0110	110a	ffff	ffff	
	compleme data memo If 'a' is '0', If 'a' is '1', GPR bank If 'a' is '0' a set is enab in Indexed mode whe Section 2: Bit-Orient Literal Off	bry location the Access the BSR if (default). and the explete, this if Literal O never $f \leq$ <b>3.2.3 "By</b> ed Instru	on f'. ss Bank is s used to s xtended in nstruction ffset Addre 95 (5Fh) <b>te-Oriente</b> ictions in	selected. select the struction operates essing See ed and Indexed	
Words:	1				
Cycles:	1				
Q Cycle Activity:					

NOF	•	No Operation				
Synta	ax:	NOP				
Oper	ands:	None				
Oper	ation:	No operation				
Statu	s Affected:	None				
Enco	ding:	0000 1111	0000 xxxx	000 xxx	-	0000 xxxx
Desc	ription:	No operati	on.			
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3			Q4
	Decode	No operation	No operation			No eration

Example:

None.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: NEGF REG, 1

> Before Instruction REG = 0011 1010 [3Ah] After Instruction REG = 1100 0110 [C6h]

POP		Рор Тор о	Pop Top of Return Stack				
Synta	ax:	POP					
Oper	ands:	None					
Oper	ation:	(TOS) $\rightarrow$ bi	t bucket				
Statu	is Affected:	None	None				
Enco	oding:	0000	0000 0000 0000 0110				
Desc	ription:	The TOS va stack and is then becom was pushed This instruct the user to stack to inc	discard nes the p d onto th tion is p properly	led. Th previou le retui rovide mana	ne T( is va rn sta d to ge th	DS value lue that ack. enable ne return	
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q	3		Q4	
	Decode	No operation	POP valu		op	No peration	
Exan	nple:	POP GOTO	NEW				
	Before Instruc TOS Stack (1 After Instructic TOS PC	level down)	=	0031A 014332 014332 014332 NEW	2h		

Syntax:	PUSH				
Operands:	None				
Operation:	(PC + 2) -	$(PC + 2) \rightarrow TOS$			
Status Affected:	None				
Encoding:	0000	0000	000	0	0101
Description:	The PC + the return value is pu This instru software s then push	stack. Thushed do liction allo lictack by r	ne prev wn on ows imp nodifyir	ious the s blem ng T(	TOS stack. enting a OS and
					01010111
Words:	1				o ta o ta
Words: Cycles:					
	1 1				
Cycles:	1 1		3		Q4
Cycles: Q Cycle Activit	1 1 y: Q2	Q N opera	:3 o		
Cycles: Q Cycle Activit Q1	1 1 y: <u>Q2</u> PUSH PC + 2 onto	Q N opera	:3 o		Q4 No
Cycles: Q Cycle Activit Q1 Decode	1 1 y: PUSH PC + 2 onto return stack	Q N opera	:3 o		Q4 No



RCA	LL	Relative (	Relative Call					5
Synta	ax:	RCALL n					Synta	a
Oper	ands:	-1024 ≤ n ≤	$-1024 \le n \le 1023$					6
Oper	ation:	· · /	$(PC) + 2 \rightarrow TOS,$ (PC) + 2 + 2n $\rightarrow$ PC					6
Statu	s Affected:	None					Statu	S
Enco	ding:	1101	1nnn	nnnr	n	nnnn	Enco	0
Desc	ription:	Subroutine from the cu			•		Desc	r:
		address (P	, ,				Word	ls
		stack. Ther number '2n	,				Cycle	3
		have incren	nented to	fetch	the	next	QC	y
		instruction,						
		PC + 2 + 2r two-cycle ir			on is	a		Γ
Word	le.	1						
Cycle		2						
,	vcle Activity:	۲					Exan	<u>n</u>
QC		Q2	00			Q4		ŀ
	Q1		Q3		10/	-	1	
	Decode	Read literal 'n'	Proce Data		vvn	te to PC		
		PUSH PC to	244	^				
		stack						
	No	No	No			No		
	operation	operation	operat	ion	ор	eration		
<u>Exan</u>	nple:	HERE	RCALL J	Jump				

RES	ET	Reset				
Synta	ax:	RESET				
Oper	ands:	None	None			
Oper	ation:	Reset all registers and flags that are affected by a MCLR Reset.				
Statu	is Affected:	ed: All				
Enco	oding:	0000 0000 1111 111			1111	
Desc	cription:	This instruction provides a way to execute a MCLR Reset by software.				
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3			Q4
	Decode	Start	No			No
		Reset	operat	ion	ор	peration

mple:

After Instruction	
Destates	

in mouraouon	
Registers =	Reset Value
Flags* =	Reset Value

RESET

Before Instruction

PC = Address (HERE)

After Instruction

PC = TOS = Address (Jump) Address (HERE + 2)

	D	
WWW.	DataShee	et4U.com

RET	FIE	Return from Interrupt				
Synta	ax:	RETFIE {s	;}			
Oper	ands:	<b>S</b> ∈ [0,1]				
Oper	ation:	$(TOS) \rightarrow PC,$ $1 \rightarrow GIE/GIEH \text{ or PEIE/GIEL},$ if s = 1 $(WS) \rightarrow W,$ $(STATUSS) \rightarrow Status,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged.				
Statu	s Affected:	GIE/GIEH,	PEIE/GIEL			
Enco	ding:	0000	0000 00	01 000s		
Desc	ription:	Return from interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low priority global interrupt enable bit. If 's' = 1, the contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corresponding registers, W, Status and BSR. If 's' = 0, no update of these registers occurs (default).				
Word	s:	1	· ·	,		
Cycle	es:	2				
-	ycle Activity:					
	Q1	Q2	Q3	Q4		
	Decode	No operation	No operation	POP PC from stack Set GIEH or GIEL		
	No operation	No operation	No operation	No operation		
<u>Exan</u>	After Interrupt PC W BSR Status	RETFIE 1	= TOS = WS = BSRS = STATL = 1	JSS		

RET	LW	Return lit	eral to	W			
Synta	ax:	RETLW k					
Oper	ands:	$0 \le k \le 255$	i				
Oper	ation:	· · ·	$k \rightarrow W$ , (TOS) $\rightarrow$ PC, PCLATU, PCLATH are unchanged				
Statu	s Affected:	None					
Enco	ding:	0000	1100	kkkk	kkkk		
Desc	ription:	The progra top of the s The high a	W is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged.				
Word	ls:	1	1				
Cycle	es:	2	2				
QC	ycle Activity:						
	Q1	Q2	Q3	3	Q4		
	Decode	Read literal 'k'	Proce Dat	a fr	POP PC om stack, /rite to W		
	No	No	No	)	No		
	operation	operation	opera	tion c	peration		
<u>Exan</u>	<b>1ple:</b> CALL TABLE	; W conta	ins tak	ole			

```
; w now nas
; table value
:
TABLE
ADDWF PCL ; W = offset
RETLW k0 ; Begin table
RETLW k1 ;
:
RETLW kn ; End of table
```

#### Before Instruction

W	=	07h
After Instruct	tion	
W	=	value of kn



RET	URN	Return fro	Return from Subroutine				
Synta	ax:	RETURN	{s}				
Oper	ands:	<b>S</b> ∈ [0,1]					
Oper	ation:	$(TOS) \rightarrow PO$ if s = 1 $(WS) \rightarrow W$ , (STATUSS) $(BSRS) \rightarrow B$ PCLATU, P	→ Statu 3SR,		chan	ged	
Statu	s Affected:	None					
Enco	ding:	0000	0000	000	1	001s	
		popped and is loaded int 's'= 1, the c registers, W are loaded i registers, W 's' = 0, no u occurs (defa	to the pro ontents o /S, STAT into their /, Status pdate of	ogram of the s USS a corres and B	cour shad and E spon SR.	nter. If low 3SRS, ding If	
Word	ls:	1	1				
Cycle	es:	2	2				
QC	ycle Activity:						
	Q1	Q2	Q3			Q4	
	Decode	No operation	Proce Data			OP PC m stack	
	No operation	No operation	No operat		ор	No eration	
Exam	nple: After Instructic PC = TC						

RLCF	Rotate Le	eft f through	Carry
Syntax:	RLCF f	{,d {,a}}	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Operation:	$(f \le n >) \rightarrow d$ $(f \le 7 >) \rightarrow C$ $(C) \rightarrow dest$		
Status Affected:	C, N, Z		
Encoding:	0011	01da fff	f ffff
Description:	one bit to t flag. If 'd' is W. If 'd' is in register If 'a' is '0', selected. If select the If 'a' is '0' a set is enab operates in Addressing $f \le 95$ (5Fh <b>"Byte-Oric</b>	hts of register 'f he left through s '0', the result i1', the result is if (default). the Access Ba i'a' is '1', the B GPR bank (def and the extended led, this instru- n Indexed Liter- mode whene: ). See Section ented and Bit- ns in Indexed I details.	the CARRY is placed in s stored back nk is SR is used to fault). ed instruction ction al Offset ver a 23.2.3 Driented Literal Offset
		rogioto	
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination
Example:	RLCF	REG, 0,	0
Before Instruct REG C After Instructio	= 1110 ( = 0	0110	
REG	= 1110 (	0110	
W C	= 1100 1 = 1	100	

RLNCF Rotate Left f (No Carry)						
Syntax:		RLNCF	f {,d {,a}]	•		
Operands	S:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	i			
Operation	ר:	$(f < n >) \rightarrow c$ $(f < 7 >) \rightarrow c$		>,		
Status Af	fected:	N, Z				
Encoding	j:	0100	01da	ffff	ffff	
		one bit to f is placed i stored bac If 'a' is '0', If 'a' is '1', GPR bank If 'a' is '0', set is enab in Indexed mode whe Section 2 Bit-Orient Literal Off	n W. If 'd' k in regis the Access the BSR i (default) and the e bled, this i Literal O never f ≤ 3.2.3 "By ed Instru fset Mode	is '1', the ter 'f' (def ss Bank is s used to xtended i nstruction ffset Addi 95 (5Fh). te-Orient	e result is fault). e selected. select the nstruction operates ressing See ted and I Indexed	
		4	reg	stert		
Words:		1				
Cycles:		1				
Q Cycle	Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read register 'f'	Proce Data		Write to estination	
Example:	:	RLNCF	REG,	1, 0		
	ore Instruc REG r Instructic	= 1010 3	L011			

**REG =** 0101 0111

RRCF	Rotate F	Rotate Right f through Carry				
Syntax:	RRCF f	{,d {,a}}				
Operands:	$0 \leq f \leq 25$	5				
	$d \in [0,1]$					
<b>a</b> <i>i</i>	<b>a</b> ∈ [0,1]					
Operation:	$(f < n >) \rightarrow$ $(f < 0 >) \rightarrow$ $(C) \rightarrow des$					
Status Affected:	C, N, Z					
Encoding:	0011	00da	ffff	ffff		
	flag. If 'd' If 'd' is '1' register 'f If 'a' is '0' If 'a' is '1' GPR ban	the right thro is '0', the result is , the result is ' (default). , the Access , the BSR is to k (default).	ult is pla placed Bank is used to	iced in W. back in selected. select the		
	set is ena in Indexed mode who Section 2 Bit-Orien	and the extension of t	truction et Addre (5Fh). Oriente ions in	operates essing See ed and Indexed		
Words:	set is ena in Indexed mode who Section 2 Bit-Orien Literal Of	bled, this ins d Literal Offs enever f ≤ 95 23.2.3 "Byte- ted Instruct ffset Mode"	truction et Addre (5Fh). Oriente ions in for deta	operates essing See ed and Indexed		
	set is ena in Indexe mode who Section 2 Bit-Orien Literal Of	bled, this ins d Literal Offs enever f ≤ 95 23.2.3 "Byte- ted Instruct ffset Mode"	truction et Addre (5Fh). Oriente ions in for deta	operates essing See ed and Indexed		
Cycles:	set is ena in Indexed mode who Section 2 Bit-Orien Literal Of C	bled, this ins d Literal Offs enever f ≤ 95 23.2.3 "Byte- ted Instruct ffset Mode"	truction et Addre (5Fh). Oriente ions in for deta	operates essing See ed and Indexed		
	set is ena in Indexed mode who Section 2 Bit-Orien Literal Of C	bled, this ins d Literal Offs enever f ≤ 95 23.2.3 "Byte- ted Instruct ffset Mode"	truction et Addre (5Fh). Oriente ions in for deta	operates essing See ed and Indexed		
Q Cycle Activit	set is ena in Indexer mode who Section 2 Bit-Orien Literal Of 1 1 1 y: Q2 Read	bled, this ins d Literal Offs enever f ≤ 95 23.2.3 "Byte- ted Instruct ffset Mode" 	truction et Addre i (5Fh). : Oriente ions in for deta ster f	operates essing See ed and Indexed ils. Q4 Vrite to		
Cycles: Q Cycle Activit Q1	set is ena in Indexer mode who Section 2 Bit-Orien Literal Of teral Of 1 1 1 y: Q2	bled, this ins d Literal Offs enever f ≤ 95 23.2.3 "Byte- ted Instruct ffset Mode" 	truction et Addre i (5Fh). : Oriente ions in for deta ster f	operates essing See ed and Indexed ils. Q4		
Cycles: Q Cycle Activit Q1 Decode	set is ena in Indexer mode who Section 2 Bit-Orien Literal Of 1 1 1 y: Q2 Read	bled, this ins d Literal Offs enever f ≤ 95 23.2.3 "Byte- ted Instruct ffset Mode" 	truction et Addre (55h).: -Oriente ions in for deta ster f	operates essing See ed and Indexed ils. Q4 Vrite to		
Cycles: Q Cycle Activit Q1 Decode	set is ena in Indexer mode whe Section 2 Bit-Orien Literal Of 1 1 1 y: Q2 Read register 'f' RRCF	bled, this ins d Literal Offs enever f ≤ 95 23.2.3 "Byte- ted Instruct ffset Mode" 	truction et Addre (55h).: -Oriente ions in for deta ster f	operates essing See ed and Indexed ils. Q4 Vrite to		
Cycles: Q Cycle Activit Q1 Decode <u>Example</u> : Before Insi REG	set is ena in Indexer mode who Section 2 Bit-Orien Literal Of 1 1 1 y: Q2 Read register 'f' RRCF truction = 1110	bled, this ins d Literal Offs enever f ≤ 95 23.2.3 "Byte- ted Instruct ffset Mode" 	truction et Addre (55h).: -Oriente ions in for deta ster f	operates essing See ed and Indexed ils. Q4 Vrite to		
Cycles: Q Cycle Activit Decode Example: Before Ins: REG C	set is ena in Indexer mode whe Section 2 Bit-Orien Literal Of I 1 1 1 y: Q2 Read register 'f' RRCF truction = 1110 = 0	Literal Offs enever f ≤ 95 23.2.3 "Byte- ted Instruct ffset Mode" 	truction et Addre (55h).: -Oriente ions in for deta ster f	operates essing See ed and Indexed ils. Q4 Vrite to		
Cycles: Q Cycle Activit Q1 Decode <u>Example</u> : Before Insi REG	set is ena in Indexer mode whe Section 2 Bit-Orien Literal Of I 1 1 1 y: Q2 Read register 'f' RRCF truction = 1110 = 0	Literal Offs enever f ≤ 95 23.2.3 "Byte- ted Instruct ffset Mode" 	truction et Addre (55h).: -Oriente ions in for deta ster f	operates essing See ed and Indexed ils. Q4 Vrite to		
Cycles: Q Cycle Activit Decode Example: Before Ins: REG C After Instru	set is ena in Indexer mode who Section 2 Bit-Orien Literal Of I 1 1 1 y: Q2 Read register 'f' RRCF truction = 1110 uction = 1110	Action of the second state of the second stat	truction et Addre (55h).: -Oriente ions in for deta ster f	operates essing See ed and Indexed ils. Q4 Vrite to		

RRNCF	Rotate Right f (No Carry)			
Syntax:	RRNCF	f {,d {,a}}		
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	i		
Operation:	$(f \le n >) \rightarrow d$ $(f \le 0 >) \rightarrow d$	lest <n 1="" –="">, lest&lt;7&gt;</n>		
Status Affected:	N, Z			
Encoding:	0100	00da fi	fff ffff	
Description:	The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
	Literal Off	fset Mode" fo ► registe	r details.	
Words:	Ľ		r details.	
Words:	1		r details.	
Cycles:	Ľ		r details.	
	1		r details.	
Cycles: Q Cycle Activity:	1 1	► registe	r details. er f	
Cycles: Q Cycle Activity: Q1	1 1 Q2 Read	Q3 Process	Q4 Write to	
Cycles: Q Cycle Activity: Q1 Decode	1 1 Q2 Read register 'f' RRNCF ction = 1101	Q3 Process Data REG, 1, 0 0111	Q4 Write to	
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruct REG After Instructi REG	1 1 Q2 Read register 'f' RRNCF stion = 1101 on	Q3 Process Data REG, 1, 0 0111 1011	Q4 Write to	
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruct REG After Instruction REG	1 1 Read register 'f' RRNCF ction = 1101 on = 1110 RRNCF	Q3 Process Data REG, 1, 0 0111 1011	Q4 Write to	
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruction REG After Instruction REG Example 2:	1 1 1 Q2 Read register 'f' RRNCF ction = 1101 on = 1110 RRNCF ction = 1110		Q4 Write to	

SETF Set f								
Synta	ax:	SETF f{	SETF f {,a}					
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]	5					
Oper	ration:	$FFh\tof$						
Statu	is Affected:	None						
Enco	oding:	0110	100a	ffff	ffff			
Desc	ription:	The conter are set to I If 'a' is '0', If 'a' is '1', GPR bank If 'a' is '0' a set is enab in Indexed mode whe Section 22 Bit-Orient Literal Off	FFh. the Acces (default). and the e: bled, this i Literal O never f ≤ <b>3.2.3 "By</b> ed Instru	ss Bank is is used to xtended ir nstructior ffset Addr 95 (5Fh). te-Orient ctions in	a selected. select the nstruction n operates essing See ed and Indexed			
Word	ds:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1 Q2 Q3 Q4							
	Decode	Read register 'f'	Proce Dat		Write egister 'f'			
<u>Exar</u>	nple: Before Instruc	SETF	REG	5, 1				
	REG		Ah					

REG	=	5Ah
After Instruction		
REG	=	FFh

=

=

Before Instruction REG

W C

After Instruction REG = W = C = Z = N =

**Before Instruction** REG W C

After Instruction REG =

REG W C Z N

SUBFWB

2 5 1 =

2 3 = = 1 0 =

0

1 2 0 = =

0 2 = = 1 =

1 = 0

SUBFWB

Example 2:

Example 3:

; result is positive

; result is zero

REG, 1, 0

REG, 0, 0

SLE	EP	Enter Sleep mode		SUBFWB	Subtract	t f from W w	ith borrow		
Synta	ix:	SLEEP			Syntax:	SUBFWE	f {,d {,a}}		
Opera	ands:	None		Operands:	$0 \le f \le 255$	0 ≤ f ≤ 255			
Opera	ation:	$00h \rightarrow WE$	DT,			$d \in [0,1]$			
			postscaler,		<b>0</b> //	<b>a</b> ∈ [0,1]	<del></del>		
		$1 \rightarrow \overline{\text{TO}},$ $0 \rightarrow \overline{\text{PD}}$			Operation:		$(\overline{C}) \rightarrow \text{dest}$		
Statu	s Affected:	TO, PD			Status Affected:	N, OV, C,	DC, Z		
		· · · · ·		0.011	Encoding:	0101	01da ff:	ff ffff	
Enco	0	0000	0000 000		Description:		egister 'f' and		
Desci	ription:		r-down Status he Time-out St				rom W (2's cor f 'd' is '0', the r		
			chdog Timer a	( )			is '1', the resu		
		postscaler	are cleared.			register 'f'	(default).		
			ssor is put into			,	the Access Ba		
\A/a ad			scillator stoppe				lf 'a' is '1', the he GPR bank (		
Word		1					and the extend	· /	
Cycle		1					bled, this instru		
QC	cle Activity:					•	n Indexed Lite g mode whene		
г	Q1	Q2	Q3	Q4			h). See <b>Sectio</b>		
	Decode	No	Process Data	Go to		"Byte-Ori	ented and Bit-	-Oriented	
L		operation	Dala	Sleep		Instructio Mode" for	ns in Indexed details.	Literal Offset	
Exam	<u>iple</u> :	SLEEP			Words:	1			
I	Befor <u>e I</u> nstruc	tion			Cycles:	1			
	$\frac{TO}{PD} =$	? ?			Q Cycle Activity:				
	After Instructio	•			Q1	Q2	Q3	Q4	
	$\overline{TO} =$	1 <b>†</b>			Decode	Read	Process	Write to	
	PD =	0				register 'f'	Data	destination	
† If \		wake-up, this b	nit is cleared		Example 1:	SUBFWB	REG, 1, 0		
1 11		wake-up, this t	ni is cleared.		Before Instru	ction = 3			
					REG W	= 2			
					C After Instructi	= 1			
					After Instructi REG	on = FF			
					W	= 2 = 0			
					C Z	= 0			
					Ν	= 1 ; re	sult is negative	e	



SUBLW		5	Subtract W from literal				
Synt	ax:	Ş	SUBLW k				
Oper	rands:	(	) ≤ k ≤ 25	5			
Oper	ration:	ŀ	$x - (W) \rightarrow$	W			
Statu	us Affected:	1	N, OV, C,	DC, Z			
Enco	oding:		0000	1000	kk}	ĸk	kkkk
Desc	cription		V is subtr iteral 'k'. T			•	
Word	ds:		l				
Cycl	es:		l				
QC	cycle Activity:						
	Q1		Q2	Q3			Q4
	Decode		Read teral 'k'	Proce Data		W	rite to W
Exar	mple 1:	2	SUBLW (	)2h			
	Before Instruc W C After Instructio W C Z N	=	01h ? 01h 1 ; re 0	esult is po	ositive	)	
Exar	<u>mple 2</u> :	S	SUBLW (	)2h			
Before Instruction W = C = After Instruction W = C = Z = N =			02h ? 00h 1 ; re 1	esult is ze	ero		
<u>Exar</u>	nple 3:	2	SUBLW (	)2h			
	Before Instruc W C After Instructio W C C Z N	=		2's comp esult is n			

SUBWF	Subtract	W from f	
Syntax:	SUBWF	f {,d {,a}}	
Operands:	$0 \le f \le 255$	5	
	d ∈ [0,1] a ∈ [0,1]		
Operation:	(f) – (W) –	→ dest	
Status Affected:	N, OV, C,		
Encoding:	0101	11da ffi	f ffff
Description:		V from register	
	result is st result is st (default). If 'a' is '0', selected. I to select th If 'a' is '0' a set is enat operates in Addressin $f \le 95$ (5FH <b>"Byte-Oric</b>	Int method). If ored in W. If 'd ored back in re- the Access Ba f 'a' is '1', the I he GPR bank ( and the extend- bled, this instru- n Indexed Liter g mode where 1). See Section ented and Bit- ns in Indexed	' is '1', the egister 'f' 3SR is used default). ed instruction iction ral Offset ever 1 23.2.3 Oriented
	Mode" for		Literal Oliset
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination
Example 1:	SUBWF	REG, 1, 0	
Before Instruc REG			
W	= 3 = 2 = ?		
C After Instructio			
REG W	= 1 = 2		
C	= 1 ;re	esult is positive	•
Z N	= 0 = 0		
Example 2:	SUBWF	REG, 0, 0	
Before Instruc REG	tion = 2		
W	= 2		
C After Instructio	•		
REG	= 2		
W C	= 0 = 1 ; re	esult is zero	
ZN	= 1 = 0		
Example 3:	SUBWF	REG, 1, 0	
Before Instruc	tion		
REG W	= 1 = 2		
ċ	-		
	= ?		
After Instructio REG	on .	's complement	.)
REG W	on = FFh ;(2 = 2	's complement	
REG	on = FFh ;(2 = 2	's complement	

	D	
WWW.	DataShee	et4U.com

SUBWFB	Sı	ubtract	W from	n f with	n Borrow
Syntax:	Sl	JBWFB	f {,d {,	a}}	
Operands:	d	≤f≤ <b>255</b> ∈[0,1] ∈[0,1]			
Operation:	(f)	– (W) –	$(\overline{C}) \rightarrow de$	est	
Status Affected:	N,	OV, C, I	DC, Z		
Encoding:		0101	10da	fff	f ffff
Description:	Subtract W and the CARRY flag (borrow) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	LI1 1	teral Off	set woa	e. for c	letalis.
Cycles:	1				
Q Cycle Activity:	•				
Q1		Q2	C	3	Q4
Decode		Read	Proc	cess	Write to
	re	gister 'f'	Da	ata	destination
Example 1:		SUBWFB	REG,	1, 0	
Before Instruc REG W C	= = =	<b>19h 0Dh</b> 1	(000 (000		
After Instruction	on =	0Ch	(000	00 101	1)
W	=	0Dh	(000		
C Z N	=	1 0			
	=	0		ult is po	sitive
Example 2:		SUBWFB	REG, (	Ο, Ο	
Before Instruc REG	=	1Bh	(000	01 101	.1)
W C	=	<b>1Ah</b> 0	(000	01 101	.0)
After Instruction REG W C		1Bh 00h 1	(000	01 101	.1)
Z	=	1	; res	ult is ze	ro
N Example 3:	=		DEC	1 0	
Example 3: Before Instruct		SUBWFB	REG,	1, 0	
REG W C	= = =	03h 0Eh 1	(000 (000		
After Instruction REG	on = =	F5h 0Eh	(111 ; <b>[2's</b> (000	comp]	
C Z N	= = =	0 0 1		ult is ne	

Syntax:	SWAPF f	d { a}}	
Operands:	$0 \leq f \leq 255$	,(,))	
	d ∈ [0,1] a ∈ [0,1]		
Operation:	$(f<3:0>) \rightarrow$ $(f<7:4>) \rightarrow$		
Status Affected:	None		
Encoding:	0011	10da ff	ff ffff
	If 'a' is '1', tl GPR bank ( If 'a' is '0' al set is enabl in Indexed I mode when Section 23 Bit-Oriente	the BSR is used default). and the extend ed, this instru Literal Offset $i$ ever f $\leq$ 95 (5 <b>2.3 "Byte-Or</b>	Fh). See iented and is in Indexed
Mordo	1		uetalis.
WWWWWWS.	1		
Words: Cycles:	1		
Cycles:	1		
	1 Q2	Q3	Q4
Cycles: Q Cycle Activity:	-	Q3 Process Data	Q4 Write to destination
Cycles: Q Cycle Activity: Q1	Q2 Read register 'f'	Process	Write to
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG	Q2 Read register 'f' SWAPF R tion = 53h	Process Data	Write to
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct	Q2 Read register 'f' SWAPF R tion = 53h	Process Data	Write to

TBL	RD	Table Rea	d				
Synta	ax:	TBLRD ( *;	*+; *-;	+*)			
Oper	ands:	None					
Oper	ation:	if TBLRD *, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; (TBLPTR) + 1 $\rightarrow$ TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; (TBLPTR) – 1 $\rightarrow$ TBLPTR; if TBLRD +*, (TBLPTR) + 1 $\rightarrow$ TBLPTR; (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; None					
Statu	s Affected:	None	-				
Enco	ding:	0000	000	00	0000	nn=( =1	) * L *+ 2 *-
		of Program program me Pointer (TBI The TBLPT each byte in has a 2-Mby TBLPT TBLPT TBLPT TBLPT The TBLRD of TBLPTR • no chang • post-incre • post-decr	emory, LPTR; R (a 2 the p yte ad R[0] = R[0] = instrue as foll e ement remen	a po ) is u 1-bit rogra dres 0: 1: ction	binter ca sed. pointer am men s range. Least S of Prog Word Most S of Prog Word Word Can mo	Illed Table ) points to nory. TBLI Significant ram Mem ignificant I ram Mem	e PTR Byte ory Byte ory
14/	1	pre-increi	ment				
Word		1					
Cycle		2					
QU	ycle Activity Q1	Q2			Q3	Q4	1
	Decode	No	าท	00	No eration	No opera	)
	No operation	No operation (Read Prog Memory	tion gram		No eration	No ope (Write TA	ration

#### TBLRD Table Read (Continued)

Example1:	TBLRD	*+	;	
Before Instructi	on			
TABLAT TBLPTR MEMORY	(00A356h)		= = =	55h 00A356h 34h
After Instructior	1			
TABLAT			=	34h
TBLPTR			=	00A357h
Example 2:				
Example2:	TBLRD ·	+*	;	
Examplez. Before Instructi		+*	;	
Before Instructi TABLAT TBLPTR MEMORY		+*	; = = = =	AAh 01A357h 12h 34h
Before Instructi TABLAT TBLPTR MEMORY MEMORY After Instructior	on (01A357h) (01A358h)	+*	= = =	01A357h 12h 34h
Before Instructi TABLAT TBLPTR MEMORY MEMORY	on (01A357h) (01A358h)	+*	= = =	01A357h 12h

Memory)

ax: TBLWT (*; *+; *-; +*) rands: None ration: if TBLWT*, (TABLAT) $\rightarrow$ Holding Register; TBLPTR – No Change; if TBLWT*, (TABLAT) $\rightarrow$ Holding Register; (TBLPTR) + 1 $\rightarrow$ TBLPTR; if TBLWT*-, (TABLAT) $\rightarrow$ Holding Register; (TBLPTR) + 1 $\rightarrow$ TBLPTR; if TBLWT+*, (TBLPTR) + 1 $\rightarrow$ TBLPTR; (TABLAT) $\rightarrow$ Holding Register; SAffected: None register: This instruction uses the 3 LSBs of TBLPTR to determine which of the 8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 4.0 "Flash Program Memory" for additional details on programming Flash memory.) The TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program
ration: if TBLWT*, (TABLAT) $\rightarrow$ Holding Register; TBLPTR – No Change; if TBLWT*+, (TABLAT) $\rightarrow$ Holding Register; (TBLPTR) + 1 $\rightarrow$ TBLPTR; if TBLWT*-, (TABLAT) $\rightarrow$ Holding Register; (TBLPTR) – 1 $\rightarrow$ TBLPTR; if TBLWT+*, (TBLPTR) + 1 $\rightarrow$ TBLPTR; (TABLAT) $\rightarrow$ Holding Register; as Affected: None
$(TABLAT) \rightarrow Holding Register; TBLPTR - No Change; if TBLWT*+, (TABLAT) \rightarrow Holding Register; (TBLPTR) + 1 \rightarrow TBLPTR; if TBLWT*-, (TABLAT) \rightarrow Holding Register; (TBLPTR) = 1 \rightarrow TBLPTR; if TBLWT+*, (TBLPTR) + 1 \rightarrow TBLPTR; (TABLAT) \rightarrow Holding Register; UABLAT) \rightarrow Holding Register; (TABLAT) \rightarrow Holding Register; (TABLAT) \rightarrow Holding Register; (TABLAT) \rightarrow Holding Register; TABLAT) \rightarrow Holding Register; (TABLAT) \rightarrow Holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 4.0 "Flash Program Memory" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant$
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$
if TBLWT*+, (TABLAT) $\rightarrow$ Holding Register; (TBLPTR) + 1 $\rightarrow$ TBLPTR; if TBLWT*-, (TABLAT) $\rightarrow$ Holding Register; (TBLPTR) = 1 $\rightarrow$ TBLPTR; if TBLWT+*, (TBLPTR) + 1 $\rightarrow$ TBLPTR; (TABLAT) $\rightarrow$ Holding Register; as Affected: None
$(TABLAT) \rightarrow Holding Register; (TBLPTR) + 1 \rightarrow TBLPTR; if TBLWT*-, (TABLAT) \rightarrow Holding Register; (TBLPTR) - 1 \rightarrow TBLPTR; if TBLWT+*, (TBLPTR) + 1 \rightarrow TBLPTR; (TABLAT) \rightarrow Holding Register; (TABLAT) \rightarrow Holding Register; (TABLAT) \rightarrow Holding Register; ITABLAT) \rightarrow Holding Register; ITABLAT is written to: This instruction uses the 3 LSBs of TBLPTR to determine which of the 8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 4.0 "Flash Program Memory" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant$
$(TBLPTR) + 1 \rightarrow TBLPTR;$ if TBLWT*-, $(TABLAT) \rightarrow Holding Register;$ $(TBLPTR) - 1 \rightarrow TBLPTR;$ if TBLWT+*, $(TBLPTR) + 1 \rightarrow TBLPTR;$ $(TABLAT) \rightarrow Holding Register;$ as Affected: None $(TABLAT) \rightarrow Holding Register;$ This instruction uses the 3 LSBs of TBLPTR to determine which of the 8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 4.0 "Flash Program Memory" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant
if TBLWT*-,         (TABLAT) → Holding Register;         (TBLPTR) - 1 → TBLPTR;         if TBLWT+*,         (TBLPTR) + 1 → TBLPTR;         (TABLAT) → Holding Register;         us Affected:         None         oding:         0000       0000         11nn         nn=0 *         =1 *+         =2 *-         =3 +*         oription:         This instruction uses the 3 LSBs of         TBLPTR to determine which of the         8 holding registers the TABLAT is written         to. The holding registers are used to         program the contents of Program         Memory (P.M.). (Refer to Section 4.0         "Flash Program Memory" for additional         details on programming Flash memory.)         The TBLPTR (a 21-bit pointer) points to         each byte in the program memory.         TBLPTR has a 2-MByte address range.         The LSb of the TBLPTR selects which         byte of the program memory location to         access.         TBLPTR[0] = 0:       Least Significant         Byte of Program         Memory Word         TBLPTR[0] = 1:       Most Significant
$(TABLAT) \rightarrow Holding Register; (TBLPTR) - 1 \rightarrow TBLPTR; if TBLWT+*, (TBLPTR) + 1 \rightarrow TBLPTR; (TABLAT) \rightarrow Holding Register; (TABLAT) \rightarrow Holding Register; as Affected: None oding: \begin{array}{ c c c c c c } \hline 0000 & 0000 & 0000 & 11nn \\ nn=0 & * \\ =1 & *+ \\ =2 & *- \\ =3 & +* \end{array} eription: This instruction uses the 3 LSBs of TBLPTR to determine which of the 8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 4.0 "Flash Program Memory" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant$
$(TBLPTR) - 1 \rightarrow TBLPTR;$ if TBLWT+*, (TBLPTR) + 1 $\rightarrow$ TBLPTR; (TABLAT) $\rightarrow$ Holding Register; as Affected: None None None None None None None None
$(TBLPTR) + 1 \rightarrow TBLPTR;$ $(TABLAT) \rightarrow Holding Register;$ is Affected: None $\begin{array}{c c c c c c c c c c c c c c c c c c c $
(TABLAT) $\rightarrow$ Holding Register;as Affected:Noneoding:0000 0000 0000 11nn nn=0 * =1 *+ =2 *- =3 +*aription:This instruction uses the 3 LSBs of TBLPTR to determine which of the 8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 4.0 "Flash Program Memory" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access.TBLPTR[0] = 0:Least Significant Byte of Program Memory Word TBLPTR[0] = 1:
as Affected:       None         oding:       0000       0000       11nn         nn=0 *       =1 *+       =2 *-         =3 +*       =3 +*         pription:       This instruction uses the 3 LSBs of         TBLPTR to determine which of the       8 holding registers the TABLAT is written         to. The holding registers are used to       program the contents of Program         Memory (P.M.). (Refer to Section 4.0       "Flash Program Memory" for additional         details on programming Flash memory.)       The TBLPTR (a 21-bit pointer) points to         each byte in the program memory.       TBLPTR has a 2-MByte address range.         The LSb of the TBLPTR selects which       byte of the program memory location to         access.       TBLPTR[0] = 0:       Least Significant         Byte of Program       Memory Word       TBLPTR[0] = 1:
adding: $0000$ $0000$ $0000$ $11nn$ $nn=0$ * $=1$ $+1$ $=2$ $=3$ $+*$ cription:This instruction uses the 3 LSBs of TBLPTR to determine which of the 8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 4.0 "Flash Program Memory" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1:
Implement $nn=0$ stription:This instruction uses the 3 LSBs of TBLPTR to determine which of the 8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 4.0 "Flash Program Memory" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access.TBLPTR[0] = 0:Least Significant Byte of Program Memory Word TBLPTR[0] = 1:
eription: This instruction uses the 3 LSBs of TBLPTR to determine which of the 8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 4.0 "Flash Program Memory" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant
eription: This instruction uses the 3 LSBs of TBLPTR to determine which of the 8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 4.0 "Flash Program Memory" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant
cription: This instruction uses the 3 LSBs of TBLPTR to determine which of the 8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 4.0 "Flash Program Memory" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant
TBLPTR to determine which of the 8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 4.0 "Flash Program Memory" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant
8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to <b>Section 4.0</b> <b>"Flash Program Memory"</b> for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant
to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to <b>Section 4.0</b> <b>"Flash Program Memory"</b> for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant
program the contents of Program Memory (P.M.). (Refer to Section 4.0 "Flash Program Memory" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant
Memory (P.M.). (Refer to Section 4.0 "Flash Program Memory" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant
<ul> <li>"Flash Program Memory" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access.</li> <li>TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant</li> </ul>
details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant
The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant
TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant
The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant
byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant
access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant
TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant
Byte of Program Memory Word TBLPTR[0] = 1: Most Significant
TBLPTR[0] = 1: Most Significant
Del riter 1. moot organicant
Byte of Program
Memory Word The TBLWT instruction can modify the
value of TBLPTR as follows:
<ul> <li>no change</li> </ul>
post-increment
post-decrement
pre-increment
ls: 1
es: 2
cle Activity:
-
Q1 Q2 Q3 Q4
Q1 Q2 Q3 Q4 Decode No No No
Q1 Q2 Q3 Q4
Q1Q2Q3Q4DecodeNoNoNooperationoperationoperationNoNoNoNo
Q1Q2Q3Q4DecodeNoNoNooperationoperationoperationNoNoNoNooperationoperationoperationoperationoperationoperation
Q1Q2Q3Q4DecodeNoNoNooperationoperationoperationNoNoNoNooperationoperationoperationoperationoperationoperation(Read(Write to)
Q1Q2Q3Q4DecodeNoNoNooperationoperationoperationNoNoNoNooperationoperationoperationoperationoperationoperation

#### TBLWT Table Write (Continued)

		-	-
Example1:	TBLWT *+;		
Before Instru	uction		
TABLA		=	55h
TBLPT	R NG REGISTER	=	00A356h
(00A3		=	FFh
	tions (table write	e como	pletion)
TABLAT	•	= '	55h <sup>´</sup>
TBLPT		=	00A357h
HOLDII (00A3	NG REGISTER 56h)	=	55h
Example 2:	TBLWT +*;		
Before Instru	iction		
TABLAT	Г	=	34h
TBLPT		=	01389Ah
(0138	NG REGISTER	=	FFh
	NG REGISTER		
(01389	,	=	FFh
After Instruct	tion (table write	compl	etion)
TABLAT	Г	=	34h
TBLPT		=	01389Bh
(01389		=	FFh
HOLDI (0138	NG REGISTER 9Bh)	=	34h



тѕт	FSZ	Test f, ski	p if 0	
Synta	ax:	TSTFSZ f {	,a}	
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]		
Oper	ation:	skip if f = 0		
Statu	s Affected:	None		
Enco	ding:	0110	011a fff	f fff
Encoding:0110011affffffffDescription:If 'f = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction. 				
Word	ls:	1		
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.				
		Note: 3 cy		
	ycle Activity:	Note: 3 cy by a	a 2-word instru	ction.
	ycle Activity: Q1	Note: 3 cy by a Q2	Q3	ction. Q4
	ycle Activity:	Note: 3 cy by a Q2 Read	Q3 Process	Ction. Q4 No
QC	ycle Activity: Q1 Decode	Note: 3 cy by a Q2	Q3	ction. Q4
	ycle Activity: Q1 Decode	Note: 3 cy by a Q2 Read	Q3 Process	Ction. Q4 No
QC	ycle Activity: Q1 Decode ip:	Note: 3 cy by a Q2 Read register f	Q3 Process Data	Ction. Q4 No operation
QC	ycle Activity: Q1 Decode ip: Q1	Note: 3 cy by a Q2 Read register f	Q3 Process Data Q3	ction. Q4 No operation Q4
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followed	Note: 3 cy by a Q2 Read register 'f' Q2 No operation	Q3 Process Data Q3 No operation	ction. Q4 No operation Q4 No
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followed Q1	Note: 3 cy by a Q2 Read register f' Q2 No operation d by 2-word ins Q2	Q3 Process Data Q3 No operation struction: Q3	ction. Q4 No operation Q4 No operation Q4
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followed Q1 No	Note: 3 cy by a Q2 Read register f' Q2 No operation d by 2-word ins Q2 No	Q3 Process Data Q3 No operation struction: Q3 No	ction. Q4 No operation Q4 No operation Q4 No
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followed Q1 No operation	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation	Q3 Process Data Q3 No operation struction: Q3 No operation	ction. Q4 No operation Q4 No operation Q4 No operation
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followed Q1 No	Note: 3 cy by a Q2 Read register f' Q2 No operation d by 2-word ins Q2 No	Q3 Process Data Q3 No operation struction: Q3 No	ction. Q4 No operation Q4 No operation Q4 No
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followed Q1 No operation No	Note: 3 cy by a Q2 Read register f Q2 No operation d by 2-word ins Q2 No operation No	Q3 Process Data Q3 No operation struction: Q3 No operation No No	ction. Q4 No operation Q4 No operation Q4 No operation No
Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followed Q1 No operation No operation	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation	Q3 Process Data Q3 No operation struction: Q3 No operation No operation No operation	ction. Q4 No operation Q4 No operation Q4 No operation No
Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followed Q1 No operation No operation	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation No operation	A 2-word instru Q3 Process Data Q3 No operation struction: Q3 No operation No operation	ction. Q4 No operation Q4 No operation Q4 No operation
Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followed Q1 No operation No operation nple: Before Instruc PC	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation No operation No operation No operation No operation	Q3 Process Data Q3 No operation struction: Q3 No operation No operation No operation	ction. Q4 No operation Q4 No operation Q4 No operation
Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followed Q1 No operation No operation nple: Before Instruct PC After Instruction If CNT	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation S ZERO S S S S S S S S S S S S S S S S S S S	A 2-word instru Q3 Process Data Q3 No operation struction: Q3 No operation No operation STFSZ CNT CSTFSZ CNT contained CSTFSZ CNT	ction. Q4 No operation Q4 No operation No operation
Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followed Q1 No operation No operation nple: Before Instruc PC After Instructio	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation S ZERO S S S S S S S S S S S S S S S S S S S	A 2-word instru Q3 Process Data Q3 No operation struction: Q3 No operation No operation STFSZ CNT : : : : :	ction. Q4 No operation Q4 No operation No operation

XOR	RLW	Exc	Exclusive OR literal with W					
Synta	ax:	XOR	XORLW k					
Oper	ands:	0 ≤ k	$0 \le k \le 255$					
Oper	ation:	(W) .	XOR	$k \rightarrow W$				
Statu	s Affected:	N, Z						
Enco	ding:	00	00	1010	kkk}	k kkkk		
	ription:	the 8 in W	The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W.					
Word		1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2		Q3		Q4		
	Decode	Rea literal		Proce Data		Write to W		
Exan	<u>nple</u> :	XORI	JW	0AFh				
	Before Instruc	tion						

W = B5h After Instruction

W = 1Ah

 $\ensuremath{\textcircled{}^{\odot}}$  2010 Microchip Technology Inc.

XORWF	Exclusive	OR W with	f			
Syntax:	XORWF	f {,d {,a}}				
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	(W) .XOR. (	(f) $\rightarrow$ dest				
Status Affected:	N, Z					
Encoding:	0001	10da ff	ff ffff			
	in W. If 'd' is in the regist If 'a' is '0', t If 'a' is '1', t GPR bank ( If 'a' is '0' a set is enabl in Indexed I mode when Section 23	Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in the register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
Example: Before Instruc REG W	tion = AFh = B5h	REG, 1, 0				
After Instructio REG W	= 1Ah = B5h					

#### 23.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, PIC18F1XK22/LF1XK22 devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment indirect and indexed addressing operations and the implementation of Indexed Literal Offset Addressing mode for many of the standard PIC18 instructions.

The additional features of the extended instruction set are disabled by default. To enable them, users must set the XINST Configuration bit.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers, or use them for indexed addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- function pointer invocation
- software Stack Pointer manipulation
- manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 23-3. Detailed descriptions are provided in **Section 23.2.2 "Extended Instruction Set"**. The opcode field descriptions in Table 23-1 (page 278) apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

#### 23.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of indexed addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. MPASM™ Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byteoriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 23.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }").

Mnemo	onic,	Description	Cycles	16-Bit Instruction Word		/ord	Status	
Opera	nds	Description	Cycles	MSb			LSb	Affected
ADDFSR	f, k	Add literal to FSR	1	1110	1000	ffkk	kkkk	None
ADDULNK	k	Add literal to FSR2 and return	2	1110	1000	11kk	kkkk	None
CALLW		Call subroutine using WREG	2	0000	0000	0001	0100	None
MOVSF	z <sub>s</sub> , f <sub>d</sub>	Move z <sub>s</sub> (source) to 1st word	2	1110	1011	0 z z z	ZZZZ	None
		f <sub>d</sub> (destination) 2nd word		1111	ffff	ffff	ffff	
MOVSS	z <sub>s</sub> , z <sub>d</sub>	Move z <sub>s</sub> (source) to 1st word	2	1110	1011	1zzz	ZZZZ	None
		z <sub>d</sub> (destination) 2nd word		1111	XXXX	XZZZ	ZZZZ	
PUSHL	k	Store literal at FSR2,	1	1110	1010	kkkk	kkkk	None
		decrement FSR2						
SUBFSR	f, k	Subtract literal from FSR	1	1110	1001	ffkk	kkkk	None
SUBULNK	k	Subtract literal from FSR2 and	2	1110	1001	11kk	kkkk	None
		return						

#### TABLE 23-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

#### 23.2.2 EXTENDED INSTRUCTION SET

ADD	FSR	Add Literal to FSR					
Synta	ax:	ADDFSR	ADDFSR f, k				
Oper	ands:	$0 \le k \le 63$	$0 \le k \le 63$				
		f ∈ [ 0, 1,	2]				
Oper	ation:	FSR(f) + k	$s \rightarrow FSR($	f)			
Statu	s Affected:	None	None				
Enco	ding:	1110 1000 ffkk kkkk					
Desc	ription:	The 6-bit	iteral 'k' i	s add	ed to	the	
		contents of	of the FSF	R spe	cified	l by 'f'.	
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3			Q4	
	Decode	Read	Proce	SS	Ν	/rite to	
		literal 'k'	Data	à		FSR	
		literal 'k'	Data	3		FSR	

Example: ADDFSR 2, 23h
------------------------

Before Instru	ction	
FSR2	=	03FFh
After Instruct	ion	
FSR2	=	0422h

ADDULNK	Add Literal to FSR2 and Return
Syntax:	ADDULNK k
Operands:	$0 \le k \le 63$
Operation:	FSR2 + k $\rightarrow$ FSR2,
	$(TOS) \rightarrow PC$
Status Affected:	None
Encoding:	1110 1000 11kk kkkk
Description:	contents of FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the ADDFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.
	1
Words:	1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	literal 'k'	Data	FSR
No	No	No	No
Operation	Operation	Operation	Operation

Example: ADDULNK 23h

Before Instru	ction	
FSR2	=	03FFh
PC	=	0100h
After Instruct	ion	
FSR2	=	0422h
PC	=	(TOS)

**Note:** All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction syntax then becomes: {label} instruction argument(s).



CALLW		Subroutin	e Call Usin	g W	REG
Syntax:		CALLW			
Operands:		None			
Operation:		$(PC + 2) \rightarrow$ $(W) \rightarrow PCL$ (PCLATH) - (PCLATU) -	, → PCH,		
Status Affected	:	None			
Encoding:		0000	0000 00	01	0100
Description		pushed onto contents of existing value contents of latched into respectively executed as new next in Unlike CAL	turn address to the return s W are written ue is discarde PCLATH and PCH and PC The second a NOP instru- struction is fe L, there is no Status or BSR	tack. to P ed. Th PCL U, cycle iction tchec optic	Next, the CL; the nen, the ATU are e is while the I.
Words:		1			
Cycles:		2			
Q Cycle Activit	ty:				
Q1		Q2	Q3		Q4
Decode	е	Read	PUSH PC to		No
Nie		WREG	stack	op	peration
No operatio	on	No operation	No operation	or	No peration
	= ATH = ATU = =	address 10h 00h	CALLW (HERE)		

мον	/SF	Move Ind	exed to	f	
Synta	ax:	MOVSF [	z <sub>s</sub> ], f <sub>d</sub>		
Opera	ands:	$0 \le z_s \le 12$ $0 \le f_d \le 409$			
Oper	ation:	((FSR2) + :	$z_s) \rightarrow f_d$		
Statu	s Affected:	None			
	ding: ord (source) vord (destin.)	1110 1111	1011 ffff	Ozzz ffff	3
Desc	ription:	moved to c actual addu determined offset ' $z_s$ ' ir FSR2. The register is s 'f <sub>d</sub> ' in the su can be any space (000 The MOVSE PCL, TOSU destination	lestination ress of the I by adding the first v address of specified b econd wor where in t th to FFFh instruction J, TOSH of register. cant source addressin	registe e source g the 7 vord to of the c oy the 1 rd. Both the 409 i). on cann or TOS e addre g regis	e register is -bit literal the value of destination 12-bit literal h addresses 06-byte data not use the L as the ess points to
Word	s:	2			
Cycle	es:	2			
QC	ycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Determine source addr	Determ source a		Read
	Decode	No	No		source reg Write
		operation	operati	ion	register 'f'
		No dummy			(dest)
		read			
Exam	<u>iple</u> :	MOVSF	[05h], 1	REG2	
	Before Instruc	tion			
	FSR2 Contents of 85h	= 80 = 33			
	REG2	= 11	h		
	After Instructic FSR2 Contents	= 80	h		
	of 85h REG2	= 33 = 33			

WWW	.DataSheet4U.co	om

MOVSS	Move Inc	lexed to	Indexed	l
Syntax:	MOVSS	[z <sub>s</sub> ], [z <sub>d</sub> ]		
Operands:	$0 \le z_s \le 12$			
	$0 \le z_d \le 12$	27		
Operation:	((FSR2) +	$z_s) \rightarrow ((F$	SR2) + z <sub>d</sub>	)
Status Affected:	None			
Encoding: 1st word (source) 2nd word (dest.)	1110 1111	1011 xxxx	lzzz xzzz	zzzz <sub>s</sub> zzzz <sub>d</sub>
Description	The conter moved to t addresses registers a 7-bit literal respective registers c the 4096-b (000h to F The MOVSS PCL, TOS destination If the resul an indirect value retur resultant d an indirect instruction 2	the destin of the source determ offsets 'z ly, to the an be loc oyte data FFh). s instructi U, TOSH register. tant source addressi rned will b estination addressi	ation regis urce and du- nined by ac- s, or 'z <sub>d</sub> ', value of FS ated anyw memory sp on cannot or TOSL a ce address ng register be 00h. If the address p ng register	ter. The estination dding the SR2. Both here in bace use the as the points to r, the points to r, the
Cycles:	2			
Q Cycle Activity:	2			
Q1	Q2	Q3	3	Q4

	Q1	Q2	Q3	Q4
D	)ecode	Determine	Determine	Read
		source addr	source addr	source reg
C	)ecode	Determine dest addr	Determine dest addr	Write to dest reg

Example:	MOVSS	[05h],	[06h]
Before Instructi	on		
FSR2	=	80h	
Contents of 85h Contents	=	33h	
of 86h	=	11h	
After Instruction	1		
FSR2	=	80h	
Contents of 85h Contents	=	33h	
of 86h	=	33h	

PUSHL	Store Liter	al at FSF	R2, Decr	ement FSR2
Syntax:	PUSHL k			
Operands:	$0 \leq k \leq 255$			
Operation:	$k \rightarrow (FSR2)$ FSR2 – 1 –			
Status Affected:	None			
Encoding:	1110	1010	kkkk	kkkk
	memory ad is decrement This instruct	nted by 1	after the	
	onto a softw			
	1			
	1 1			
Cycles:	1 1			Q4
Cycles: Q Cycle Activity	1 1 y: Q2	vare stack		
Cycles: Q Cycle Activity Q1 Decode	1 1 /: 	k Pr	Q3 ocess	Q4 Write to
Q1 Decode Example: Before Inst FSR2	1 1 /: 	k Pr	Q3 ocess	Q4 Write to destination

	=	01EBh
)	=	08h

\_



SUE	FSR	Subtract Literal from FSR					
Synta	ax:	SUBFSR	SUBFSR f, k				
Oper	ands:	$0 \le k \le 63$					
		f ∈ [ 0, 1,	2]				
Oper	ation:	FSR(f) – k	$x \rightarrow FSRf$				
Statu	s Affected:	None					
Enco	ding:	1110	1001	ffkk	kkkk		
Desc	ription:		The 6-bit literal 'k' is subtracted from the contents of the FSR specified by 'f.				
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read register 'f'	Proce Data		Write to estination		
_		-	•	•			

Example:	SUBFSR	2,	23h
----------	--------	----	-----

Before Instruction

FSR2	=	03FFh
After Instructi	ion	
FSR2	=	03DCh

0			1.			
Syntax		UBULNK	ĸ			
Operar	nds: 0	$\leq k \leq 63$				
Operat	ion: F	SR2 – k –	→ FSF	R2		
	(	$TOS) \rightarrow P$	С			
Status /	Affected: N	lone				
Encodi	ng:	1110	100	)1	11kk	kkkk
	e T e s T tt	contents of the FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the SUBFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.				
Words:						
Cycles						
Q Cyc	le Activity:					_
-	Q1	Q2			Q3	Q4
	Decode	Rea	~		ocess	Write to
		registe	er 'f'	Ľ	lata	destination
	No	No			No	No
	Operation	Opera			eration	Operation

Example: SUBULNK 23h

Before Instruction				
FSR2	=	03FFh		
PC	=	0100h		
After Instructi				
FSR2	=	03DCh		
PC	=	(TOS)		

#### 23.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

Note:	Enabling	the	PIC18	instruction	set
	extension	may	cause le	gacy applicat	tions
	to behave erratically or fail entirely.				

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing mode (Section 3.5.1 "Indexed Addressing with Literal Offset"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank ('a' = 0), or in a GPR bank designated by the BSR ('a' = 1). When the extended instruction set is enabled and 'a' = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bitoriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 23.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset Addressing mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset Addressing mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

#### 23.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument, 'f', in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value, 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within brackets, will generate an error in the MPASM<sup>™</sup> assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled) when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM assembler.

The destination argument, 'd', functions as before.

In the latest versions of the MPASM assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option,  $/_{\text{Y}}$ , or the PE directive in the source listing.

#### 23.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18F1XK22/ LF1XK22, it is very important to consider the type of code. A large, re-entrant application that is written in 'C' and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

# PIC18F1XK22/LF1XK22

ADDWF	ADD W to (Indexed	Indexed Literal Offse	et mode)
Syntax:	ADDWF	[k] {,d}	
Operands:	$\begin{array}{l} 0 \leq k \leq 95 \\ d \in [0,1] \end{array}$		
Operation:	(W) + ((FSF	R2) + k) $\rightarrow$ des	st
Status Affected:	N, OV, C, D	C, Z	
Encoding:	0010	01d0 kkl	kk kkkk
Description:	contents of FSR2, offse If 'd' is '0', th	sult is stored I	dicated by 'k'. red in W. If 'd'
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read 'k'	Process Data	Write to destination
Example:	ADDWF	[OFST] , 0	
Before Instructi	on		
W OFST FSR2 Contents of 0A2Ch After Instructior W	= = = 1 =	17h 2Ch 0A00h 20h 37h	
Contents of 0A2Ch	=	20h	

BSF	dexed Literal (	Offset n	node)					
Syntax:	ax: BSF [k], b							
Operands:	$\begin{array}{l} 0 \leq f \leq 95 \\ 0 \leq b \leq 7 \end{array}$							
Operation:	$1 \rightarrow ((FSR))$	2) + k) <b< td=""><td>&gt;</td><td></td></b<>	>					
Status Affected:	None							
Encoding:	1000	bbb0	kkkk	kkkk				
Description:	Bit 'b' of the offset by th	0		by FSR2,				
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read register 'f'	Proce Data		Write to estination				
Example:	BSF	[FLAG_O	FST], 7					
Before Instruc FLAG_O FSR2 Contents of 0A0Ah	FST = =	0Ah 0A00h 55h	1					
After Instructio Contents of 0A0Ah	n	D5h						

SETF	ETF Set Indexed (Indexed Literal Offset mode)										
Syntax:	SETF [k]										
Operands:	$0 \leq k \leq 95$										
Operation:	FFh  ightarrow ((Ff))	SR2) + k)									
Status Affected:	None										
Encoding:	0110	1000	kkkk	kkkk							
Description:	The conter FSR2, offs		0	,							
Words:	1										
Cycles:	1										
Q Cycle Activity											
Q1	Q2	Q3		Q4							
Decode	Read 'k'	Read 'k' Process Write Data register									
Example:	SETF	[OFST]									
Before Instr OFST		Ch									

OFST	=	2Ch
FSR2	=	0A00h
Contents of 0A2Ch	=	00h
After Instruction		0011
Contents		
of 0A2Ch	=	FFh

### 23.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB<sup>®</sup> IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set of the PIC18F1XK22/LF1XK22 family of devices. This includes the MPLAB<sup>®</sup> C18 C compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing mode. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option, or dialog box within the environment, that allows the user to configure the language tool and its settings for the project
- · A command line option
- A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

# 24.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers and dsPIC<sup>®</sup> digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB<sup>®</sup> IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB C Compiler for Various Device Families
  - HI-TECH C for Various Device Families
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
  - MPLAB ICD 3
  - PICkit™ 3 Debug Express
- Device Programmers
  - PICkit<sup>™</sup> 2 Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

# 24.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - In-Circuit Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
  - Source files (C or assembly)
  - Mixed C and assembly
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

# 24.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

# 24.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

# 24.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

### 24.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

## 24.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

# 24.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

### 24.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

### 24.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC<sup>®</sup> Flash microcontrollers and dsPIC<sup>®</sup> DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

# 24.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC<sup>®</sup> and dsPIC<sup>®</sup> Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup>.

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

# 24.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit™ 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit<sup>™</sup> 2 enables in-circuit debugging on most PIC<sup>®</sup> microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

# 24.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

### 24.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

# 25.0 ELECTRICAL SPECIFICATIONS


# Absolute Maximum Ratings<sup>(†)</sup>

Ambient temperature under bias	-40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss, PIC18F1XK22	0.3V to +6.0V
Voltage on VDD with respect to Vss, PIC18LF1XK22	0.3V to +4.0V
Voltage on MCLR with respect to Vss	0.3V to +9.0V
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
Total power dissipation <sup>(1)</sup>	800 mW
Maximum current out of Vss pin	
Maximum current into VDD pin	95 mA
Clamp current, IK (VPIN < 0 or VPIN > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	90 mA
Maximum current sourced by all ports	90 mA
<b>Note 1:</b> Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\sum$ IOH} + $\sum$ {(VDD IOL).	– Vон) x Iон} + ∑(Vol x
+ NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause pe	rmanent damage to the

**†** NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.


# PIC18F1XK22/LF1XK22





2: Refer to Table 25-2 for each Oscillator mode's supported frequencies.












FIGURE 25-4: PIC18LF1XK22 VOLTAGE FREQUENCY GRAPH, -40°C ≤ TA ≤ +125°C



# PIC18F1XK22/LF1XK22



### FIGURE 25-5: HFINTOSC FREQUENCY ACCURACY OVER DEVICE VDD AND TEMPERATURE

# 25.1 DC Characteristics: Supply Voltage, PIC18F1XK22/LF1XK22-I/E (Industrial, Extended)


PIC18LF	-1XK22		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$						
PIC18F1	IXK22			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
D001	Vdd	Supply Voltage							
		PIC18LF1XK22	1.8 2.7 2.7		3.6 3.6 3.6	V V V	Fosc <  = 20 MHz Fosc <  = 64 MHz ≤ 85°C Fosc <  = 48 MHz ≤ 125°C		
D001		PIC18F1XK22	1.8 2.7 2.7		5.5 5.5 5.5	V V V	Fosc <  = 20 MHz Fosc <  = 64 MHz ≤ 85°C Fosc <  = 48 MHz ≤ 125°C		
D002*	Vdr	RAM Data Retention Voltage <sup>(1)</sup>							
		PIC18LF1XK22	1.5	_	—	V	Device in Sleep mode		
D002*		PIC18F1XK22	1.7	—		V	Device in Sleep mode		
	VPOR*	Power-on Reset Release Voltage		1.6		V			
	VPORR*	Power-on Reset Rearm Voltage		0.8		V			
D004*	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—		V/ms			

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

# PIC18F1XK22/LF1XK22



#### FIGURE 25-6: POR AND POR REARM WITH SLOW RISING VDD

# 25.2 DC Characteristics: RC Run Supply Current, PIC18F1XK22/LF1XK22-I/E (Industrial, Extended)

	(industrial, Extended)										
Standard Operating Conditions (unless otherwise stated)         Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended											
PIC18F1XK22Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended											
Param No.	Device Characteristics	Тур.	Max.	Units		Conditions					
D008	Supply Current (IDD) <sup>(1, 2, 4, 5)</sup>	6	9	μΑ	-40°C						
		7	10	μA	+25°C	VDD = 1.8V					
		8	14	μΑ	+85°C	VDD - 1.0V	(4)				
		11	17	μA	+125°C		Fosc = 31 kHz <sup>(4)</sup> ( <b>RC RUN</b> mode,				
D008A		11	15	μΑ	-40°C		LFINTOSC source)				
		12	16	μΑ	+25°C	VDD = 3.0V	,				
		16	25	μA	+85°C	VDD - 5.0V					
		26	28	μA	+125°C						
D008		22	65	μA	-40°C		Fosc = 31 kHz <sup>(4)</sup> ( <b>RC_RUN</b> mode, LFINTOSC source)				
		23	67	μA	+25°C	VDD = 1.8V					
		25	69	μA	+85°C	VD - 1.8V					
		28	75	μA	+125°C						
D008A		25	70	μA	-40°C						
		27	72	μA	+25°C	VDD = 3.0V					
		30	74	μA	+85°C	VDD - 3.0V					
		32	77	μA	+125°C						
D008B		30	75	μA	-40°C						
		32	77	μA	+25°C	VDD = 5.0V					
		34	79	μΑ	+85°C	VDD - 3.0V					
		35	83	μA	+125°C						
D009		0.4	0.5	mA	-40°С то +125°С	VDD = 1.8V	Fosc = 1 MHz				
D009A		0.6	0.8	mA	-40°С то +125°С	VDD = 3.0V	( <b>RC_RUN</b> mode, HFINTOSC source)				
D009		0.42	0.52	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 1 MHz				
D009A		0.62	0.82	mA	-40°C to +125°C	VDD = 3.0V	(RC_RUN mode,				
D009B		0.98	0.98	mA	-40°C to +125°C	VDD = 5.0V	HFINTOSC source)				
D010		2.1	2.5	mA	-40°С то +125°С	VDD = 1.8V	Fosc = 16 MHz				
D010A		3.7	4.4	mA	-40°С то +125°С	VDD = 3.0V	( <b>RC_RUN</b> mode, HF-INTOSC source)				
D010		2.3	2.7	mA	-40°С то +125°С	VDD = 1.8V	Fosc = 16 MHz				
D010A		3.9	4.6	mA	-40°С то +125°С	VDD = 3.0V	( <b>RC_RUN</b> mode,				
		4.0	4.7	mA	-40°С то +125°С	VDD = 5.0V	(RC_RUN mode, HF-INTOSC source)				

\* These parameters are characterized but not tested.

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

4: FVR and BOR are disabled.

# 25.3 DC Characteristics: RC Idle Supply Current, PIC18F1XK22/LF1XK22-I/E (Industrial, Extended)

Standard Operating Conditions (unless otherwise stated)PIC18LF1XK22Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended										
PIC18F1X	(K22	$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No.	Device Characteristics	Тур.	Max.	Units		Conditions				
D011	Supply Current (IDD) <sup>(1, 2, 4, 5)</sup>	2	5	μA	-40°C					
		2	6	μA	+25°C	VDD = 1.8V				
		3	9	μA	+85°C	VDU = 1.6V	(4)			
		8	11	μA	+125°C		Fosc = 31 kHz <sup>(4)</sup> ( <b>RC IDLE</b> mode,			
D011A		4	8	μA	-40°C		LFINTOSC source)			
		5	10	μA	+25°C	VDD = 3.0V	,			
		9	20	μA	+85°C	VDD - 3.0V				
		20	23	μA	+125°C					
D011		20	40	μA	-40°C		Fosc = 31 kHz <sup>(4)</sup> ( <b>RC_IDLE</b> mode, LFINTOSC source)			
		21	41	μA	+25°C	VDD = 1.8V				
		23	44	μΑ	+85°C	VDD - 1.8V				
		24	47	μΑ	+125°C					
D011A		23	45	μA	-40°C					
		25	47	μA	+25°C	VDD = 3.0V				
		28	49	μA	+85°C	100 0.01				
		30	52	μA	+125°C					
D011B		28	50	μA	-40°C					
		30	54	μA	+25°C	VDD = 5.0V				
		32	59	μΑ	+85°C					
		33	62	μA	+125°C					
D012		300	400	μA	-40°C to +125°C	VDD = 1.8V	Fosc = 1 MHz			
D012A		450	600	μA	-40°C to +125°C	VDD = 3.0V	( <b>RC_IDLE</b> mode, HF-INTOSC source)			
D012		320	420	μA	-40°C to +125°C	VDD = 1.8V	Fosc = 1 MHz			
D012A		470	620	μA	-40°C to +125°C	VDD = 3.0V	( <b>RC_IDLE</b> mode,			
D012B		630	780	μA	-40°C to +125°C	VDD = 5.0V	HF-INTOSC source)			
D013		0.95	1.20	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 16 MHz			
D013A		1.6	2.0	mA	-40°C to +125°C	VDD = 3.0V	( <b>RC_IDLE</b> mode, HF-INTOSC source)			
D013		1	1.25	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 16 MHz			
D013A		1.65	2.05	mA	-40°C to +125°C	VDD = 3.0V	( <b>RC_IDLE</b> mode,			
D013B		1.8	2.2	mA	-40°C to +125°C	VDD = 5.0V	HF-INTOSC source)			

\* These parameters are characterized but not tested.

**Note 1:** The test conditions for all IDD measurements in <u>active</u> operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

4: FVR and BOR are disabled.

# 25.4 DC Characteristics: Primary Run Supply Current, PIC18F1XK22/LF1XK22-I/E (Industrial, Extended)

PIC18LF	Standard Operating Conditions (unless otherwise stated)C18LF1XK22Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended										
PIC18F1	XK22	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array}$									
Param No.	Device Characteristics	Тур.	Max.	Units		Conditions					
D014	Supply Current (IDD) <sup>(1, 2, 4, 5)</sup>	.15	.28	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 1 MHz				
D014A		.22	.30	mA	-40°C to +125°C	VDD = 3.0V	( <b>PRI_RUN</b> , EC Med Osc)				
D014		.20	.32	mA	-40°C to +125°C	Vdd = 1.8V	Fosc = 1 MHz				
D014A		.27	.39	mA	-40°C to +125°C	VDD = 3.0V	(PRI_RUN,				
D014B		.30	.42	mA	-40°C to +125°C	VDD = 5.0V	EC Med Osc)				
D015		2.2	2.4	mA	-40°C to +125°C	Vdd = 1.8V	Fosc = 16 MHz				
D015A		3.5	4.0	mA	-40°C to +125°C	VDD = 3.0V	( <b>PRI_RUN</b> , EC High Osc)				
D015		2.4	2.6	mA	-40°C to +125°C	Vdd = 1.8V	Fosc = 16 MHz				
D015A		3.7	4.2	mA	-40°C to +125°C	VDD = 3.0V	(PRI_RUN,				
D015B		3.9	4.4	mA	-40°C to +125°C	VDD = 5.0V	EC High Osc)				
D016		11.5	14.0	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 64 MHz ( <b>PRI_RUN</b> , EC High Osc)				
D016		11.9	14.4	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 64 MHz				
D016A		12.1	14.6	mA	-40°C to +125°C	VDD = 5.0V	( <b>PRI_RUN</b> , EC High Osc)				
D017		2.0	2.6	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 4 MHz				
D017A		3.5	4.5	mA	-40°C to +125°C	VDD = 3.0V	16 MHz Internal ( <b>PRI_RUN HS+PLL</b> )				
D017		2.2	2.8	mA	-40°C to +125°C	Vdd = 1.8V	Fosc = 4 MHz				
D017A		3.7	4.7	mA	-40°C to +125°C	VDD = 3.0V	16 MHz Internal				
D017B		3.8	4.8	mA	-40°C to +125°C	VDD = 5.0V	(PRI_RUN HS+PLL)				
D018		12	15	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 16 MHz 64 MHz Internal ( <b>PRI_RUN HS+PLL</b> )				
D018		12.4	15.4	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 16 MHz				
D018A		12.6	15.6	mA	-40°C to +125°C	VDD = 5.0V	64 MHz Internal ( <b>PRI_RUN HS+PLL</b> )				

\* These parameters are characterized but not tested.

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

4: FVR and BOR are disabled.

# 25.5 DC Characteristics: Primary Idle Supply Current, PIC18F1XK22/LF1XK22-I/E (Industrial, Extended)

PIC18LF	Standard Operating Conditions (unless otherwise stated)PIC18LF1XK22Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended										
PIC18F1XK22Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended											
Param No.	Device Characteristics	Тур.	Max.	Units		Conditions					
D019	Supply Current (IDD) <sup>(1, 2, 4, 5)</sup>	70	80	μA	-40°C to +125°C	VDD = 1.8V	Fosc = 1 MHz				
D019A		140	150	μΑ	-40°C to +125°C	VDD = 3.0V	( <b>PRI_IDLE</b> mode, EC Med Osc)				
D019		80	90	μA	-40°C to +125°C	VDD = 1.8V	Fosc = 1 MHz				
D019A		150	160	μA	-40°C to +125°C	VDD = 3.0V	( <b>PRI_IDLE</b> mode,				
D019B		170	185	μA	-40°C to +125°C	VDD = 5.0V	EC Med Osc)				
D020		2.10	2.25	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 16 MHz				
D020A		3.40	3.60	mA	-40°C to +125°C	VDD = 3.0V	( <b>PRI_IDLE</b> mode, EC High Osc)				
D020		2.25	2.40	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 16 MHz				
D020A		3.60	3.80	mA	-40°C to +125°C	VDD = 3.0V	( <b>PRI_IDLE</b> mode,				
D020B		4.0	4.2	mA	-40°C to +125°C	VDD = 5.0V	EC High Osc)				
D021		5.0	7.0	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 64 MHz ( <b>PRI_IDLE</b> mode, EC High Osc)				
D021		5.2	6.2	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 64 MHz				
D021A		5.3	6.3	mA	-40°C to +125°C	VDD = 5.0V	( <b>PRI_IDLE</b> mode, EC High Osc)				

\* These parameters are characterized but not tested.

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

**4:** FVR and BOR are disabled.

# 25.6 DC Characteristics: Secondary Run Supply Current, PIC18F1XK22/LF1XK22-I/E (Industrial, Extended)

PIC18LF	Standard Operating Conditions (unless otherwise stated)PIC18LF1XK22Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended										
Standard Operating Conditions (unless otherwise stated)         Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended											
Param No.	Device Characteristics	Тур.	Max.	Units		Conditions					
D022	Supply Current (IDD) <sup>(1, 2, 4)</sup>	6	9	μA	-40°C						
		7	10	μA	+25°C	VDD = 1.8V					
		8	14	μA	+85°C	VDD = 1.8V	(2)				
		11	17	μA	+125°C		Fosc = 32 kHz <sup>(3)</sup>				
D022A		11	15	μA	-40°C		( <b>SEC_RUN</b> mode, Timer1 as clock)				
		12	16	μA	+25°C	VDD = 3.0V					
		16	25	μA	+85°C						
		26	28	μA	+125°C						
D022		22	65	μA	-40°C						
		23	67	μA	+25°C	- VDD = 1.8V					
		25	69	μA	+85°C	VDD = 1.0V					
		28	75	μA	+125°C						
D022A		25	70	μA	-40°C		(3)				
		27	72	μA	+25°C	VDD = 3.0V	Fosc = 32 kHz <sup>(3)</sup> ( <b>SEC_RUN</b> mode,				
		30	74	μA	+85°C	VDD - 0.0V	Timer1 as clock)				
		32	77	μA	+125°C		,				
D022B		30	75	μA	-40°C	VDD = 5.0V					
		32	77	μA	+25°C						
		34	79	μA	+85°C						
		35	83	μA	+125°C						

\* These parameters are characterized but not tested.

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

**4:** FVR and BOR are disabled.

# 25.7 DC Characteristics: Secondary Idle Supply Current, PIC18F1XK22/LF1XK22-I/E (Industrial, Extended)

PIC18LF	1XK22	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended										
PIC18F1	XK22			erating (		s otherwise state 85°C for industrial 125°C for extende						
Param No.	Device Characteristics	Тур.	Max.	Units		Conditions						
D023	Supply Current (IDD) <sup>(1, 2, 4)</sup>	2	5	μA	-40°C							
		2	5	μA	+25°C							
		3	9	μA	+85°C	VDD = 1.8V						
		8	11	μA	+125°C		Fosc = $32 \text{ kHz}^{(3)}$					
D023A		4	8	μA	-40°C		( <b>SEC_IDLE</b> mode, Timer1 as clock)					
		5	10	μΑ	+25°C	VDD = 3.0V						
		9	20	μA	+85°C							
		20	23	μA	+125°C							
D023		20	40	μA	-40°C							
		21	41	μA	+25°C	VDD = 1.8V						
		23	44	μA	+85°C	VDD = 1.0V						
		24	47	μA	+125°C							
D023A		23	45	μA	-40°C		<b>E 1 1 1 1 1 1 1 1 1 1</b>					
		25	47	μA	+25°C	VDD = 3.0V	Fosc = 32 kHz <sup>(3)</sup> ( <b>SEC_IDLE</b> mode,					
		28	49	μA	+85°C	VDD - 3.0V	Timer1 as clock)					
		30	52	μA	+125°C		,					
D023B		28	50	μA	-40°C							
		30	54	μA	+25°C	VDD = 5.0V						
		32	59	μA	+85°C							
		33	62	μA	+125°C							

\* These parameters are characterized but not tested.

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

**4:** FVR and BOR are disabled.

# 25.8 DC Characteristics: Power-Down Current, PIC18F1XK22/LF1XK22-I/E (Industrial, Extended)

PIC18LF1	XK22			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
								5°C for extended		
PIC18F1X		$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param	Device Characteristics	Min.	Typ†	Max.	Max.	Units	Conditions			
No.			- +85°C +	+125°C		VDD	Note			
	Power-down Base Current	(IPD) <sup>(2)</sup>								
D027		_	.034	1.0	8.8	μA	1.8	WDT, BOR, FVR, T1OSC		
		_	.055	1.9	9.7	μA	3.0	disabled, all Peripherals Inactive		
D027		_	16	40	55	μA	1.8	WDT, BOR, FVR and T1OSC		
			18	43	60	μA	3.0	disabled, all Peripherals Inactive		
			20	45	63	μA	5.0	]		
	Power-down Module Curre	nt								
D028			.46	1.3	9.5	μA	1.8	LPWDT Current <sup>(1)</sup>		
		—	.74	2.25	10.5	μA	3.0			
D028			20	44	60	μA	1.8	LPWDT Current <sup>(1)</sup>		
			21	46	63	μA	3.0			
		_	22	48	65	μA	5.0			
D029		_	12	20	28	μA	1.8	FVR Current <sup>(3)</sup>		
		—	14	22	30	μA	3.0			
D029			30	60	75	μA	1.8	FVR Current <sup>(3)</sup>		
		_	50	70	85	μA	3.0			
		—	70	105	135	μA	5.0			
D030		—	12	21	23	μA	3.0	BOR Current <sup>(1, 3)</sup>		
D030			30	55	80	μA	3.0	BOR Current <sup>(1, 3)</sup>		
		_	64	100	120	μA	5.0			
D031			.65	—	—	μA	1.8	T1OSC Current <sup>(1)</sup>		
		—	1.8	—	—	μA	3.0			
D031			18	42	57	μA	1.8	T1OSC Current <sup>(1)</sup>		
		_	20	44	61	μA	3.0			
		—	22	46	64	μA	5.0			

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral △ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: Fixed Voltage Reference is automatically enabled whenever the BOR is enabled.

**4:** A/D oscillator source is FRC.

# 25.8 DC Characteristics: Power-Down Current, PIC18F1XK22/LF1XK22-I/E (Industrial, Extended) (Continued)

PIC18LF1	XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
			operatin	$-40^{\circ}C \le TA \le +125^{\circ}C \text{ for extended}$									
					Standard Operating Conditions (unless otherwise stated)								
PIC18F1X		Operation	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended										
Param			Max. Max.		Max.			Conditions					
No.	Device Characteristics	Min.	Тур†	+85°C	+125°C	Units	VDD	Note					
Power-down Module Current													
D032			.7	1.0	8.9	μA	1.8	A/D Current <sup>(1, 4)</sup> , no conversion in					
		—	.8	2.1	10	μA	3.0	progress					
D032			18	42	57	μA	1.8	A/D Current <sup>(1, 4)</sup> , no conversion in					
		_	20	44	61	μA	3.0	progress					
		—	22	46	64	μA	5.0						
D033		_	20	30	35	μΑ	1.8	Comparator Current, low power					
		—	22	32	35	μA	3.0	C1 and C2 enabled					
D033		—	23	54	65	μA	1.8	Comparator Current, low power					
		—	31	57	70	μA	3.0	C1 and C2 enabled					
		—	33	60	75	μA	5.0						
D033A			80	110	160	μA	1.8	Comparator Current, high power					
			100	130	165	μA	3.0	C1 and C2 enabled					
D033A			90	135	150	μA	1.8	Comparator Current, high power					
			110	140	165	μA	3.0	C1 and C2 enabled					
		—	120	149	180	μA	5.0						
D034		—	13	18	22	μA	1.8	Voltage Reference Current					
		—	22	30	31	μA	3.0						
D034		_	27	60	75	μA	1.8	Voltage Reference Current					
		_	35	80	85	μA	3.0						
		—	48	85	100	μA	5.0						

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral △ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: Fixed Voltage Reference is automatically enabled whenever the BOR is enabled.

**4:** A/D oscillator source is FRC.

1	DC CI	HARACTERISTICS	Standard Operating Conditions (unless otherwise stated)         Operating temperature -40°C $\leq$ TA $\leq$ +85°C for industrial         -40°C $\leq$ TA $\leq$ +125°C for extended							
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
	VIL	Input Low Voltage								
		I/O PORT:								
D036		with TTL buffer		_	0.8	V	$4.5V \leq V\text{DD} \leq 5.5V$			
D036A				_	0.15 VDD	V	$1.8V \leq V\text{DD} \leq 4.5V$			
D037		with Schmitt Trigger buffer		_	0.2 VDD	V	$1.8V \leq V\text{DD} \leq 5.5V$			
		with I <sup>2</sup> C™ levels		_	0.3 Vdd	V				
D038		MCLR, OSC1 (RC mode) <sup>(1)</sup>		_	0.2 Vdd	V				
D039A		OSC1 (HS mode)		_	0.3 Vdd	V				
	VIH	Input High Voltage								
		I/O ports:		_	-					
D040		with TTL buffer	2.0	_	-	V	$4.5V \leq V\text{DD} \leq 5.5V$			
D040A			0.25 VDD + 0.8	_	-	V	$1.8V \le VDD \le 4.5V$			
D041		with Schmitt Trigger buffer	0.8 VDD	_	—	V	$1.8V \le V \text{DD} \le 5.5V$			
		with I <sup>2</sup> C levels	0.7 Vdd		—	V				
D042		MCLR	0.8 VDD		—	V				
D043A		OSC1 (HS mode)	0.7 VDD		—	V				
D043B		OSC1 (RC mode)	0.9 VDD	_	—	V	(Note 1)			
	lı∟	Input Leakage Current <sup>(2)</sup>								
D060		I/O ports	—	± 5	± 100	nA	VSS $\leq$ VPIN $\leq$ VDD, Pin at high-impedance, -40°C to 85°C			
			—	± 5	± 1000	nA	VSS $\leq$ VPIN $\leq$ VDD, 85°C< to $\leq$ 125°C			
D061		MCLR <sup>(3)</sup>	—	± 50	± 200	nA	$Vss \leq V \text{PIN} \leq V \text{DD}$			
D063		OSC1, OSC2	—	± 5	± 100	nA	Vss $\leq$ VPIN $\leq$ VDD, XT, HS and LP oscillator configuration			
	IPUR	PORTB Weak Pull-up Current								
D070*			50	250	400	μA	VDD = 5.0V, VPIN = VSS			
	Vol	Output Low Voltage <sup>(4)</sup>								
D080		I/O ports	_	_	Vss+0.6 Vss+0.6	v	IOL = 8mA, VDD = 5V IOL = 6mA, VDD = 3.3V			
	1/211				Vss+0.6		IOL = 3mA, VDD = 1.8V			
Daga	Vон	Output High Voltage <sup>(4)</sup>				1				
D090		I/O ports	Vdd-0.7 Vdd-0.7 Vdd-0.7	—	_	V	IOH = 3.5mA, VDD = 5V IOH = 3mA, VDD = 3.3V IOH = 2mA, VDD = 1.8V			
		Capacitive Loading Specs on				<b>I</b>	1			
	COSC2	OSC2 pin	— — 15 pF In XT, HS and I external clock i		In XT, HS and LP modes when					
D101*							external clock is used to drive OSC1			

# 25.9 DC Characteristics: PIC18F1XK22/LF1XK22-I/E

Legend: TBD = To Be Determined

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined <u>as current sourced by the pin.</u>

**3:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.

### 25.10 Memory Programming Requirements

DC CHA	RACTER	ISTICS		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
		Internal Program Memory Programming Specifications <sup>(1)</sup>								
D110	VPP	Voltage on MCLR/VPP/RA3 pin	VDD + 4.5	—	9	V	(Note 3, Note 4)			
D113	IDDP	Supply Current during Programming	—	—	10	mA				
		Data EEPROM Memory <sup>(2)</sup>								
D120	ED	Byte Endurance	100K	—	_	E/W	-40°C to +85°C			
D121	VDRW	VDD for Read/Write	1.8	—	3.6	V	Using EECON to read/write			
D122	TDEW	Erase/Write Cycle Time	—	4	_	ms				
D123	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated			
D124	TREF	Number of Total Erase/Write Cycles before Refresh <sup>(2)</sup>	1M	10M	—	E/W	-40°C to +85°C			
		Program Flash Memory								
D130	Eр	Cell Endurance	10k	—	—	E/W	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$			
D131		VDD for Read	VMIN	_	_	V				
		Voltage on MCLR/VPP during Erase/Program	8.0		9.0	V	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$			
		VDD for Bulk Erase	TBD	2.7	_	V	Temperature during program- ming: $10^{\circ}C \le TA \le 40^{\circ}C$			
D132	VPEW	VDD for Write or Row Erase	VMIN	_		V	VMIN = Minimum operating voltage VMAX = Maximum operating voltage			
	IPPPGM	Current on MCLR/VPP during Erase/Write	—	Ι	5.0	mA	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$			
	IDDPGM	Current on VDD during Erase/Write	—		5.0	mA	Temperature during program- ming: $10^{\circ}C \le TA \le 40^{\circ}C$			
D133	TPEW	Erase/Write cycle time	—		2.8	ms	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$			
D134	TRETD	Characteristic Retention	40	—	_	Year	Provided no other specifications are violated			

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: These specifications are for programming the on-chip program memory through the use of table write instructions.

2: Refer to Section 5.8 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

**3:** Required only if single-supply programming is disabled.

4: The MPLAB ICD 2 does not support variable VPP output. Circuitry to limit the ICD 2 VPP voltage must be placed between the ICD 2 and target system when programming or debugging with the ICD 2.

# 25.11 Thermal Considerations

Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Sym.	Characteristic	Тур.	Units	Conditions			
TH01	θJA	Thermal Resistance Junction to Ambient	62.4	°C/W	20-pin PDIP package			
			85.2	°C/W	20-pin SOIC package			
			108.1	°C/W	20-pin SSOP package			
			40	°C/W	20-pin QFN 4x4mm package			
TH02	θJC	Thermal Resistance Junction to Case	31.4	°C/W	20-pin PDIP package			
			24	°C/W	20-pin SOIC package			
			24	°C/W	20-pin SSOP package			
			2.5	°C/W	20-pin QFN 4x4mm package			
TH03	Тјмах	Maximum Junction Temperature	150	°C				
TH04	PD	Power Dissipation	_	W	PD = PINTERNAL + PI/O			
TH05	PINTERNAL	Internal Power Dissipation	_	W	PINTERNAL = IDD x VDD <sup>(1)</sup>			
TH06	Pi/o	I/O Power Dissipation	_	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$			
TH07	Pder	Derated Power	_	W	Pder = PDmax (Tj - Ta)/θja <sup>(2)</sup>			
logond	. TDD - T	a Ba Datarminad		•				

**Legend:** TBD = To Be Determined

**Note 1:** IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature.

**3:** T<sub>J</sub> = Junction Temperature.


# 25.12 Timing Parameter Symbology


The timing parameter symbols have been created with one of the following formats:


- 1. TppS2ppS
- 2. TppS

Z. TPPS			
т			
F	Frequency	Т	Time
Lowerc	ase letters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O PORT	t1	T1CKI
mc	MCLR	wr	WR
Upperc	ase letters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance

#### FIGURE 25-7: LOAD CONDITIONS







### FIGURE 25-8: CLOCK TIMING

# PIC18F1XK22/LF1XK22

Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
1A	Fosc	External CLKIN Frequency <sup>(1)</sup>	DC	64	MHz	EC, ECIO Oscillator mode, (Industrial range devices)
			DC	48	MHz	EC, ECIO Oscillator mode, (Extended range devices)
		Oscillator Frequency <sup>(1)</sup>	DC	4	MHz	RC Oscillator mode
			0.1	4	MHz	XT Oscillator mode
			4	25	MHz	HS Oscillator mode
			4	16	MHz	HS + PLL Oscillator mode, (Industrial range devices)
			4	12	MHz	HS + PLL Oscillator mode, (Extended range devices)
			5	33	kHz	LP Oscillator mode
1	Tosc	External CLKIN Period <sup>(1)</sup>	15.6	_	ns	EC, ECIO Oscillator mode, 85°C to 125°C
		Oscillator Period <sup>(1)</sup>	250	_	ns	RC Oscillator mode
			250	10,000	ns	XT Oscillator mode
			40	250	ns	HS Oscillator mode
			62.5	250	ns	HS + PLL Oscillator mode, (Industrial range devices)
			83.3	250	ns	HS + PLL Oscillator mode, (Extended range devices)
			30	200	μS	LP Oscillator mode
2	Тсү	Instruction Cycle Time <sup>(1)</sup>	62.5	_	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1)	30	_	ns	XT Oscillator mode
	TosH	High or Low Time	2.5	_	μS	LP Oscillator mode
			10	—	ns	HS Oscillator mode
4	TosR,	External Clock in (OSC1)		20	ns	XT Oscillator mode
	TosF	Rise or Fall Time	—	50	ns	LP Oscillator mode
				7.5	ns	HS Oscillator mode

#### TABLE 25-1: CLOCK OSCILLATOR TIMING REQUIREMENTS

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

#### TABLE 25-2: OSCILLATOR PARAMETERS

	Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Param No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions			
OS08	HFosc	Internal Calibrated HFINTOSC Frequency <sup>(2)</sup>	±2% ±3%		16.0 16.0	—		$\begin{array}{l} 0^{\circ}C \leq TA \leq 60^{\circ}C \\ 60^{\circ}C \leq TA \leq +85^{\circ}C \end{array}$			
			±5%	_	16.0	—	MHz	$-40^\circ C \leq TA \leq +125^\circ C$			
OS10*	TIOSC ST	HFINTOSC	—	_	5	8	μS	VDD = 2.0V, -40°C to +85°C			
		Wake-up from Sleep Start-up Time	—	_	5	8	μS	VDD = 3.0V, -40°C to +85°C			
			—	_	5	8	μS	VDD = 5.0V, -40°C to +85°C			

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

2: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1  $\mu$ F and 0.01  $\mu$ F values in parallel are recommended.

3: By design.


Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	_	5	MHz	VDD = 1.8-3.0V
			4	—	16	MHz	VDD = 3.0-5.0V, -40°C to +85°C
			4	_	12	MHz	VDD = 3.0-5.0V, 125°C
F11	Fsys	On-Chip VCO System Frequency	16	—	20	MHz	VDD = 1.8-3.0V
			16		64	MHz	VDD = 3.0-5.0V, -40°C to +85°C
			16	—	48	MHz	VDD = 3.0-5.0V, 125°C
F12	t <sub>rc</sub>	PLL Start-up Time (Lock Time)	—	—	2	ms	
F13	$\Delta \text{CLK}$	CLKOUT Stability (Jitter)	-2	_	+2	%	

### TABLE 25-3: PLL CLOCK TIMING SPECIFICATIONS (VDD = 1.8V TO 5.5V)

These parameters are characterized but not tested.

† Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






	Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C $\leq$ TA $\leq$ +125°C										
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions				
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ <sup>(1)</sup>	_	_	70	ns	VDD = 3.3-5.0V				
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ <sup>(1)</sup>	—		72	ns	VDD = 3.3-5.0V				
OS13	TckL2ioV	CLKOUT↓ to Port out valid <sup>(1)</sup>	_	_	20	ns					
OS14	TioV2ckH	Port input valid before CLKOUT <sup>(1)</sup>	Tosc + 200 ns	_	_	ns					
OS15	TosH2ioV	Fosc↑ (Q1 cycle) to Port out valid	—	50	70*	ns	VDD = 3.3-5.0V				
OS16	TosH2iol	Fosc↑ (Q2 cycle) to Port input invalid (I/O in hold time)	50	_	_	ns	VDD = 3.3-5.0V				
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20	_	_	ns					
OS18	TioR	Port output rise time <sup>(2)</sup>		40 15	72 32	ns	VDD = 2.0V VDD = 3.3-5.0V				
OS19	TioF	Port output fall time <sup>(2)</sup>	_	28 15	55 30	ns	VDD = 2.0V VDD = 3.3-5.0V				
OS20*	Tinp	INT pin input high or low time	25	_		ns					
OS21*	Trbp	PORTB interrupt-on-change new input level time	Тсү	_	_	ns					


\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated.


Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

2: Includes OSC2 in CLKOUT mode.









#### TABLE 25-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET PARAMETERS

	Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C $\leq$ TA $\leq$ +125°C									
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
30	ТмсL	MCLR Pulse Width (low)	2 5			μS μS	VDD = 3.3-5V, -40°C to +85°C VDD = 3.3-5V			
31	Twdt	Standard Watchdog Timer Time-out Period (No Prescaler) <sup>(5)</sup>	10 10	17 17	27 30	ms ms	VDD = 3.3V-5V, -40°C to +85°C VDD = 3.3V-5V			
31A	TWDTLP	Low Power Watchdog Timer Time-out Period (No Prescaler)	10 10	18 18	27 33	ms ms	VDD = 3.3V-5V, -40°C to +85°C VDD = 3.3V-5V			
32	Tost	Oscillator Start-up Timer Period <sup>(1),</sup> (2)		1024	_	Tosc	(Note 3)			
33*	TPWRT	Power-up Timer Period, PWRTE = 0	40	65	140	ms				
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.0	μS				
35	VBOR	Brown-out Reset Voltage		1.9 2.2 2.7 2.85		V V V	BORV = 1.9V BORV = 2.2V BORV = 2.7V BORV = 2.85V			
36*	VHYST	Brown-out Reset Hysteresis	25	50	75	mV	-40°C to +85°C			
37*	TBORDC	Brown-out Reset DC Response Time	1	3	5 10	μS	$VDD \le VBOR$ , -40°C to +85°C $VDD \le VBOR$			

Legend: TBD = To Be Determined

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Instruction cycle period (Tcy) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.


2: By design.

3: Period of the slower clock.

**4:** To ensure these voltage tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

**5:** Design Target. If unable to meet this target, the maximum can be increased, but the minimum cannot be changed.

#### FIGURE 25-12: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




#### **TABLE 25-6**: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

	rd Operating (		nless otherwis ≤ +125°C	e stated)					
Param No.	Sym.		Characteristi	C	Min.	Тур†	Max.	Units	Conditions
40*	Тт0Н	T0CKI High F	Pulse Width	No Prescaler	0.5 Tcy + 20	_		ns	
				With Prescaler	10	—		ns	
41*	TT0L	T0CKI Low P	ulse Width	No Prescaler	0.5 Tcy + 20	—		ns	
		With		With Prescaler	10	_	_	ns	
42*	Тт0Р	T0CKI Period	I	2		_	_	ns	N = prescale value (2, 4,, 256)
45*	T⊤1H	T1CKI High	Synchronous, I	No Prescaler	0.5 Tcy + 20	—		ns	
		Time	Synchronous, with Prescaler		15	_		ns	
			Asynchronous		30	_	_	ns	
46*	TT1L	T1CKI Low	Synchronous, No Prescaler Synchronous, with Prescaler		0.5 Tcy + 20	—		ns	
		Time			15	—		ns	
			Asynchronous		30	—	_	ns	
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N		—	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	—		ns	
48	F⊤1		ator Input Frequency Range abled by setting bit T1OSCEN)		32.4	32.768	33.1	kHz	
49*	TCKEZTMR1	Delay from E Increment	xternal Clock Ed	lge to Timer	2 Tosc	—	7 Tosc	—	Timers in Sync mode

These parameters are characterized but not tested. \*

Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not † tested.

#### FIGURE 25-13: CAPTURE/COMPARE/PWM TIMINGS (CCP)



#### CAPTURE/COMPARE/PWM REQUIREMENTS (CCP) TABLE 25-7:

	Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$												
Param No.	Sym.	Characteris	stic	Min.	Тур†	Max.	Units	Conditions					
CC01*	TccL	CCPx Input Low Time	No Prescaler	0.5Tcy + 20	_	_	ns						
			With Prescaler	20	_	_	ns						
CC02*	TccH	CCPx Input High Time	No Prescaler	0.5Tcy + 20	_	_	ns						
			With Prescaler	20	_	_	ns						
CC03*	TccP	CCPx Input Period		<u>3Tcy + 40</u> N			ns	N = prescale value (1, 4 or 16)					

These parameters are characterized but not tested.

Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

#### PIC18F1XK22/LF1XK22 A/D CONVERTER (ADC) CHARACTERISTICS: **TABLE 25-8:**

Param No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions
AD01	NR	Resolution	—	—	10	bit	
AD02	Eı∟	Integral Error	_		±1.5	LSb	VREF = 3.0V
AD03	Edl	Differential Error	—	—	±1.2	LSb	No missing codes VREF = 3.0V
AD04	EOFF	Offset Error	_		±4	LSb	VREF = 3.0V
AD05	Egn	Gain Error	_		±3	LSb	VREF = 3.0V
AD06	Vref	Change in Reference Voltage = VREF+ - VREF- <sup>(3)</sup>	1.8	—	Vdd	V	$1.8 \le VREF+ \le VDD + 0.3V$ VSS - 0.3V $\le VREF- \le VREF+$ - 1.8V
AD07	VAIN	Full-Scale Range	Vss		VREF	V	
AD08	Zain	Recommended Impedance of Analog Voltage Source	-	—	2.5	kΩ	Can go higher if external 0.01µF capacitor is present on input pin.
AD09*	IREF	VREF Input Current <sup>(3)</sup>	10	—	1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN.
					10	μA	During A/D conversion cycle.


These parameters are characterized but not tested.

t Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

2: ADC VREF is from external VREF, VDD pin or FVR, whichever is selected as reference input.

3: When ADC is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.



# TABLE 25-9: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
130	Tad	A/D Clock Period	0.7	25.0 <sup>(1)</sup>	μS	Tosc based, VREF $\geq$ 3.0V, -40°C to 85°C
			0.7	4.0 <sup>(1)</sup>	μS	Tosc based, VREF $\geq$ 3.0V to $\leq$ 125°C
			TBD	1	μS	A/D RC mode
131	TCNV	Conversion Time (not including acquisition time) <sup>(2)</sup>	11	12	Tad	
132	TACQ	Acquisition Time <sup>(3)</sup>	1.4	_	μS	-40°C to +85°C
			TBD	—	μS	$0^{\circ}C \le to \le +85^{\circ}C$
135	Tswc	Switching Time from Convert $\rightarrow$ Sample	_	(Note 4)		
TBD	TDIS	Discharge Time	0.2	—	μS	

Legend: TBD = To Be Determined

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2: ADRES register may be read on the following TCY cycle.

**3:** The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (Rs) on the input channels is 50  $\Omega$ .

4: On the following cycle of the device clock.

© 2010 Microchip Technology Inc.

### TABLE 25-10: COMPARATOR SPECIFICATIONS

Operating	<b>Operating Conditions:</b> 1.8V < VDD < 5.5V, -40°C < TA < +125°C (unless otherwise stated).										
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments				
CM01	VIOFF	Input Offset Voltage		±7.5	±50 ±80	mV mV	High Power Mode Low Power Mode				
CM02	VICM	Input Common Mode Voltage	0	—	Vdd	V					
CM03	CMRR	Common Mode Rejection Ratio	55	_	_	dB					
CM04	TRESP	Response Time	—	150	400	ns	Note 1				
CM05	Тмс2о∨	Comparator Mode Change to Output Valid*		—	10	μS					

\* These parameters are characterized but not tested.

**Note 1:** Response time measured with one comparator input at VDD/2, while the other input transitions from Vss to VDD.

### TABLE 25-11: DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS

Operating	<b>Dperating Conditions:</b> $1.8V < V_{DD} < 5.5V$ , -40°C < TA < +125°C (unless otherwise stated).									
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments			
DAC01*	CLSB	Step Size <sup>(2)</sup>	_	VDD/32	_	V				
DAC02*	CACC	Absolute Accuracy			± 1/2	LSb				
DAC03*	CR	Unit Resistor Value (R)	_	TBD	_	Ω				
DAC04*	CST	Settling Time <sup>(1)</sup>	—	—	10	μS				

\* These parameters are characterized but not tested.

**Legend:** TBD = To Be Determined


**Note 1:** Settling time measured while DACR<4:0> transitions from '0000' to '1111'.

#### TABLE 25-12: FIXED VOLTAGE REFERENCE (FVR) SPECIFICATIONS

Operati	<b>Operating Conditions:</b> 1.8V < VDD < 5.5V, -40°C < TA < +85°C (unless otherwise stated).										
VR Voltage Reference Specifications			$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated) \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \end{array}$								
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments				
D003	VADFVR	Fixed Voltage Reference Voltage for ADC, Initial Accuracy	-6 -7 -7 -8 -7 -8		4 4 6 6 4 4	%	1.024V, VDD ≥ 1.8V, 85°C 1.024V, VDD ≥ 1.8V, 125°C 2.048V, VDD ≥ 2.5V, 85°C 2.048V, VDD ≥ 2.5V, 125°C 4.096V, VDD ≥ 4.75V, 85°C 4.096V, VDD ≥ 4.75V, 125°C				
D003C*	TCVFVR	Temperature Coefficient, Fixed Volt- age Reference	-	-130	—	ppm/°C					
D003D*	$\Delta VFVR/$ $\Delta VIN$	Line Regulation, Fixed Voltage Reference	—	0.270	—	%/V					
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	—	V/ms	See Section 6.1 "Power-on Reset (POR)" for details.				

\* These parameters are characterized but not tested.






### TABLE 25-13: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

	Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$											
Param. No.	Symbol	Characteristic		Min.	Max.	Units	Conditions					
US120	TCKH2DTV	SYNC XMIT (Master and Slave)	3.0-5.5V	—	80	ns						
		Clock high to data-out valid	1.8-5.5V		100	ns						
US121	TCKRF	Clock out rise time and fall time	3.0-5.5V		45	ns						
		(Master mode)	1.8-5.5V		50	ns						
US122	TDTRF	Data-out rise time and fall time	3.0-5.5V		45	ns						
			1.8-5.5V	—	50	ns						


### FIGURE 25-16: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



#### TABLE 25-14: USART SYNCHRONOUS RECEIVE REQUIREMENTS


	Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions			
US125	TDTV2CKL	SYNC RCV (Master and Slave) Data-hold before CK $\downarrow$ (DT hold time)	10	_	ns				
US126	TCKL2DTL	Data-hold after CK $\downarrow$ (DT hold time)	15	—	ns				


© 2010 Microchip Technology Inc.




#### FIGURE 25-17: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)







#### FIGURE 25-20: SPI SLAVE MODE TIMING (CKE = 1)



© 2010 Microchip Technology Inc.

D saward Data Sheet 4U.com


Param No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
SP70*	TssL2scH, TssL2scL	$\overline{SS}$ ↓ to SCK↓ or SCK↑ input		Тсү		—	ns	
SP71*	TscH	SCK input high time (Slave mode	e)	Tcy + 20	_	—	ns	
SP72*	TscL	SCK input low time (Slave mode	)	Tcy + 20	_	—	ns	
SP73*	TDIV2scH, TDIV2scL	Setup time of SDI data input to S	SCK edge	100	_		ns	
SP74*	TscH2diL, TscL2diL	Hold time of SDI data input to SO	CK edge	100		—	ns	
SP75*	TDOR	SDO data output rise time	3.0-5.5V	—	10	25	ns	
			1.8-5.5V	—	25	50	ns	
SP76*	TDOF	SDO data output fall time		—	10	25	ns	
SP77*	TssH2doZ	SS↑ to SDO output high-impeda	nce	10		50	ns	
SP78*	TscR	SCK output rise time	3.0-5.5V	_	10	25	ns	
		(Master mode)	1.8-5.5V	_	25	50	ns	
SP79*	TscF	SCK output fall time (Master mo	de)	—	10	25	ns	
SP80*	TscH2doV,	SDO data output valid after	3.0-5.5V	_		50	ns	
	TscL2doV	SCK edge	1.8-5.5V	—	_	145	ns	
SP81*	TDOV2scH, TDOV2scL	SDO data output setup to SCK e	dge	Тсу	_		ns	
SP82*	TssL2doV	SDO data output valid after $\overline{\text{SS}}\downarrow$	edge	—		50	ns	
SP83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40		—	ns	

#### TABLE 25-15: SPI MODE REQUIREMENTS

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### FIGURE 25-21: I<sup>2</sup>C<sup>™</sup> BUS START/STOP BITS TIMING





\*

Param No.	Symbol	Charact	teristic	Min.	Тур.	Max.	Units	Conditions
SP90*	TSU:STA	Start condition	100 kHz mode	4700		_	ns	Only relevant for Repeated
		Setup time	400 kHz mode	600	_	_		Start condition
SP91*	THD:STA	Start condition	100 kHz mode	4000	_	_	ns	After this period, the first
		Hold time	400 kHz mode	600	—	_		clock pulse is generated
SP92*	Tsu:sto	Stop condition	100 kHz mode	4700	—	_	ns	
		Setup time	400 kHz mode	600	—	_		
SP93	THD:STO	Stop condition	100 kHz mode	4000	_	_	ns	
		Hold time	400 kHz mode	600	_	_		

### TABLE 25-16: I<sup>2</sup>C<sup>™</sup> BUS START/STOP BITS REQUIREMENTS

\* These parameters are characterized but not tested.





#### TABLE 25-17: I<sup>2</sup>C<sup>™</sup> BUS DATA REQUIREMENTS

Param. No.	Symbol	Characte	eristic	Min.	Max.	Units	Conditions
SP100*	Тнідн	Clock high time	100 kHz mode	4.0		μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz
			SSP Module	1.5TCY			
SP101*	TLOW	Clock low time	100 kHz mode	4.7	—	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	μS	Device must operate at a minimum of 10 MHz
			SSP Module	1.5Tcy	_		
SP102*	TR	SDA and SCL rise	100 kHz mode	_	1000	ns	
		time	400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10-400 pF
SP103*	TF	SDA and SCL fall	100 kHz mode	—	250	ns	
		time	400 kHz mode	20 + 0.1Св	250	ns	CB is specified to be from 10-400 pF
SP90*	TSU:STA	Start condition	100 kHz mode	4.7	—	μS	Only relevant for
		setup time	400 kHz mode	0.6	—	μS	Repeated Start condition
SP91*	THD:STA	Start condition hold	100 kHz mode	4.0	—	μS	After this period the first
		time	400 kHz mode	0.6	—	μS	clock pulse is generated
SP106*	THD:DAT	Data input hold time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μS	
SP107*	TSU:DAT	Data input setup	100 kHz mode	250	—	ns	(Note 2)
		time	400 kHz mode	100		ns	
SP92*	Tsu:sto	Stop condition	100 kHz mode	4.7		μS	
		setup time	400 kHz mode	0.6	—	μS	
SP109*	ΤΑΑ	Output valid from	100 kHz mode		3500	ns	(Note 1)
		clock	400 kHz mode			ns	
SP110*	TBUF	Bus free time	100 kHz mode	4.7	—	μS	Time the bus must be free
			400 kHz mode	1.3		μS	before a new transmission can start
SP	Св	Bus capacitive loading	ng		400	pF	

\* These parameters are characterized but not tested.

**Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I<sup>2</sup>C<sup>™</sup> bus device can be used in a Standard mode (100 kHz) I<sup>2</sup>C bus system, but the requirement TsU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + TsU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification), before the SCL line is released.



#### 26.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and tables are not available at this time.

NOTES:

### 27.0 PACKAGING INFORMATION

#### 27.1 Package Marking Information

#### 20-Lead PDIP



#### 20-Lead SSOP



#### 20-Lead SOIC (.300")



#### 20-Lead QFN



#### Example



#### Example



#### Example



#### Example




Legend	d: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

#### 27.2 Package Details

The following sections give the technical details of the packages.

#### 20-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		20	
Pitch	e		.100 BSC	
Top to Seating Plane	A	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.980	1.030	1.060
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430


#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-019B

#### 20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]





	Units		MILLIMETERS	6
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	Ν		20	
Pitch	е		0.65 BSC	
Overall Height	А	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	Е	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	6.90	7.20	7.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1		1.25 REF	
Lead Thickness	С	0.09	_	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.22	-	0.38


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

#### 20-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3
Dim	ension Limits	MIN	NOM	MAX
Number of Pins	N		20	
Pitch	е		1.27 BSC	
Overall Height	А	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E		10.30 BSC	
Molded Package Width	E1		7.50 BSC	
Overall Length	D		12.80 BSC	
Chamfer (optional)	h	0.25	_	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1		1.40 REF	
Foot Angle	φ	0°	_	8°
Lead Thickness	С	0.20	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	_	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-094B

#### 20-Lead Plastic Quad Flat, No Lead Package (ML) – 4x4x0.9 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		20	
Pitch	e		0.50 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		4.00 BSC	
Exposed Pad Width	E2	2.60	2.70	2.80
Overall Length	D		4.00 BSC	
Exposed Pad Length	D2	2.60	2.70	2.80
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	_

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-126B

NOTES:

#### APPENDIX A: REVISION HISTORY

#### Revision A (February 2009)

Original data sheet for PIC18F1XK22/LF1XK22 devices.

#### Revision B (04/2009)

Revised data sheet title; Revised Peripheral Features section; Revised Table 3-1, Table 3-2; Revised Example 15-1; Revised Table 21-4.

#### **Revision C (10/2009)**

Updated the Electrical Specifications section (subsections 25.2, 25.3, 25.4, 25.5, 25.6, 25.7, 25.8).

#### Revision D (05/2010)

Revised Section 1.3 (deleted #2); Revised Figure 1-1; Added Table 2-4; Removed register EEADRH from Tables 3-1 and 3-2; Revised Section 5 (Data EEPROM Memory); Updated Example 5-2 and Table 5-1; Revised Section 13.4.4 (Enhanced PWM Auto-Shutdown Mode); Added Note 4 below Register 13-2; Revised Figure 16-1; Revised Equation 20-1; Removed sub-section 20.1.3 (Output Clamped to Vss); Updated Figure 20-1; Revised Tables 21-4 and Table 22-1; Updated Register 22-5, Figure 25-5, Table 25-2, Table 25-8, Table 25-10 and Table 25-12; Updated the Electrical Specification section; Other minor corrections.

#### APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

Features	PIC18F13K22	PIC18F14K22	PIC18LF13K22	PIC18LF14K22
Program Memory (Bytes)	8192	16384	32768	8192
Program Memory (Instructions)	4096	8192	16384	4096
VDD Max <sup>(V)</sup>	5.5	5.5	3.6	3.6
Interrupt Sources	19	19	19	20
I/O Ports	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, D, E
Capture/Compare/PWM Modules	1	1	1	1
Enhanced Capture/Compare/PWM Modules	1	1	1	1
Parallel Communications (PSP)	No	No	No	Yes
10-bit Analog-to-Digital Module	11 input channels	11 input channels	11 input channels	14 input channels
Packages	20-pin PDIP 20-pin SOIC 20-pin SSOP 20-Pin QFN			

#### TABLE B-1: DEVICE DIFFERENCES

NOTES:

## A

Analog Port Pins, Configuring	
Analog Fort Firis, Configuring	219
Associated Registers	
Conversions	
Discharge	
Selecting and Configuring Acquisition Time	
Specifications	
Absolute Maximum Ratings	
AC Characteristics	
Industrial and Extended	
Load Conditions	
Access Bank	
Mapping with Indexed Literal Offset Mode	
ACKSTAT	
ACKSTAT Status Flag	
ADC	
Acquisition Requirements	
Block Diagram	
Calculating Acquisition Time	
Channel Selection	
Configuration	
Conversion Clock	
Conversion Procedure	
Internal Sampling Switch (Rss) IMPEDANCE	
Interrupts	
Operation	
Operation During Sleep	
Port Configuration	
Power Management	
Reference Voltage (VREF)	
Result Formatting	
Source Impedance	
Special Event Trigger	
Starting an A/D Conversion	
ADCON0 Register	
ADCON1 Register	
ADDFSR	
ADDLW	
ADDULNK	
ADDWF	
ADDWFC	
ADRESH Register (ADFM = 0)	
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1)	
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 0)	
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1)	
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1) Analog Input Connection Considerations	
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog-to-Digital Converter. See ADC	284 216 216 216 216 216 229
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDLW	284 216 216 216 216 216 229 284
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDLW ANDWF	
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDLW ANDWF ANSEL Register	
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDLW ANDWF ANSEL Register ANSEL Register	
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDLW ANDWF ANSEL Register ANSEL Register ANSELH Register Assembler	
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDLW ANDWF ANSEL Register ANSEL Register	
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDLW ANDWF ANSEL Register ANSEL Register ANSELH Register Assembler	
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDLW ANDWF ANSEL Register ANSEL Register ANSELH Register ASsembler MPASM Assembler B	
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDLW ANDWF ANSEL Register ANSEL Register ANSELH Register ASSembler MPASM Assembler B Bank Select Register (BSR)	
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDLW ANDWF ANSEL Register ANSEL Register ANSELH Register ANSELH Register ASsembler MPASM Assembler <b>B</b> Bank Select Register (BSR) Baud Rate Generator	284 216 216 216 229 229 284 285 94 95 328 333 
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDLW ANDWF ANSEL Register ANSEL Register ANSELH Register ASSembler MPASM Assembler <b>B</b> Bank Select Register (BSR) Baud Rate Generator BAUDCON Register	284 216 216 216 229 229 284 285 94 95 328 33 328 33 163 190
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDLW ANDWF ANSEL Register ANSEL Register ANSELH Register ASsembler MPASM Assembler <b>B</b> Bank Select Register (BSR) Baud Rate Generator BAUDCON Register BC	284 216 216 216 229 229 284 285 94 95 328 33 328 33 163 190 285
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDLW ANDWF ANSEL Register ANSEL Register ANSELH Register ANSELH Register ASsembler MPASM Assembler Bauk Select Register (BSR) Baud Rate Generator BAUDCON Register BC BCF	284 216 216 216 229 229 284 285 94 95 328 333 338 338 338 338 328 285 285 286
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDLW ANDWF ANSEL Register ANSEL Register ANSELH Register ASsembler MPASM Assembler Bauk Select Register (BSR) Baud Rate Generator BAUDCON Register BC BF	284 216 216 216 229 284 285 94 95 328 333 333 163 190 285 286 
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog Input Connection Considerations ANDUF ANDUF ANDUF ANSEL Register ANSEL Register ANSELH Register ANSELH Register ANSELH Register (BSR) Baud Rate Generator BAUDCON Register BC BF BF Status Flag	284 216 216 216 229 284 285 94 95 328 333 333 163 190 285 286 
ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDLW ANDWF ANSEL Register ANSEL Register ANSELH Register ASsembler MPASM Assembler Bauk Select Register (BSR) Baud Rate Generator BAUDCON Register BC BF	284 216 216 216 229 284 285 94 95 328 33 33 163 190 285 286 167 167

ADC Transfer Function	218
Analog Input Model 218,	229
Baud Rate Generator	163
Capture Mode Operation	
Clock Source	
Comparator 1	
Comparator 2	
Crystal Operation	
EUSART Receive	
EUSART Transmit	
External POR Circuit (Slow VDD Power-up)	
External RC Mode	
Fail-Safe Clock Monitor (FSCM)	
Generic I/O Port	
Interrupt Logic	
MSSP (I <sup>2</sup> C Master Mode)	
MSSP (1 C Master Mode) MSSP (1 <sup>2</sup> C Mode)	144
MSSP (I'C Mode)	144
PIC18F1XK50/PIC18LF1XK50	
PWM (Enhanced)	
Reads from Flash Program Memory	
Resonator Operation	
Table Read Operation	
Table Write Operation	
Table Writes to Flash Program Memory	
Timer0 in 16-Bit Mode	. 99
Timer0 in 8-Bit Mode	
Timer1	
Timer1 (16-Bit Read/Write Mode)	
Timer2	
Timer3	
Timer3 (16-Bit Read/Write Mode)	111
Voltage Reference	244
Voltage Reference Output Buffer Example	245
Watchdog Timer	271
BN	286
BNC	287
BNN	287
BNOV	288
BNZ	288
BOR. See Brown-out Reset.	
BOV	291
BRA	289
Break Character (12-bit) Transmit and Receive	198
BRG. See Baud Rate Generator.	
Brown-out Reset (BOR)	252
Detecting	252
Disabling in Sleep Mode	
Software Enabled	
Specifications	354
Timing and Characteristics	
BSF	
BTFSC	
BTFSS	
BTG	
BZ	
C	
U C	

#### 

Prescaler 115
Software Interrupt 115
Timer1/Timer3 Mode Selection
Capture/Compare/PWM (CCP)
Capture Mode. See Capture.
CCP Mode and Timer Resources
Compare Mode. See Compare.
CCP1CON Register
Clock Accuracy with Asynchronous Operation
Clock Sources
Associated registers26
External Modes
HS17
LP17
CLRF
CLRWDT
CM1CON0 Register
CM2CON0 Register
CM2CON1 Register
Code Examples
16 x 16 Signed Multiply Routine64
16 x 16 Unsigned Multiply Routine64
8 x 8 Signed Multiply Routine63
8 x 8 Unsigned Multiply Routine
A/D Conversion
Changing Between Capture Prescalers
Clearing RAM Using Indirect Addressing43
Computed GOTO Using an Offset Value
Data EEPROM Read61
Data EEPROM Refresh Routine
Data EEPROM Write61
Erasing a Flash Program Memory Row55
Fast Register Stack
Implementing a Timer1 Real-Time Clock
Implementing a Timer1 Real-Time Clock106 Initializing PORTA80
Implementing a Timer1 Real-Time Clock
Implementing a Timer1 Real-Time Clock
Implementing a Timer1 Real-Time Clock106Initializing PORTA80Initializing PORTB85Initializing PORTC90Loading the SSPBUF (SSPSR) Register138
Implementing a Timer1 Real-Time Clock
Implementing a Timer1 Real-Time Clock106Initializing PORTA80Initializing PORTB85Initializing PORTC90Loading the SSPBUF (SSPSR) Register138Reading a Flash Program Memory Word54
Implementing a Timer1 Real-Time Clock
Implementing a Timer1 Real-Time Clock106Initializing PORTA80Initializing PORTB85Initializing PORTC90Loading the SSPBUF (SSPSR) Register138Reading a Flash Program Memory Word54Saving Status, WREG and BSR Registers in RAM77Writing to Flash Program Memory57–58
Implementing a Timer1 Real-Time Clock
Implementing a Timer1 Real-Time Clock       106         Initializing PORTA       80         Initializing PORTB       85         Initializing PORTC       90         Loading the SSPBUF (SSPSR) Register       138         Reading a Flash Program Memory Word       54         Saving Status, WREG and BSR Registers in RAM       77         Writing to Flash Program Memory       57–58         Code Protection       261         COMF       294         Comparator       232         Operation       221         Operation During Sleep       226         Response Time       224
Implementing a Timer1 Real-Time Clock
Implementing a Timer1 Real-Time Clock
Implementing a Timer1 Real-Time Clock106Initializing PORTA80Initializing PORTB85Initializing PORTC90Loading the SSPBUF (SSPSR) Register138Reading a Flash Program Memory Word54Saving Status, WREG and BSR Registers in RAM77Writing to Flash Program Memory57–58Code Protection261COMF294Comparator232Operation221Operation During Sleep226Response Time224Comparator Module221C1 Output State Versus Input Conditions224Comparator Specifications358
Implementing a Timer1 Real-Time Clock
Implementing a Timer1 Real-Time Clock106Initializing PORTA80Initializing PORTB85Initializing PORTC90Loading the SSPBUF (SSPSR) Register138Reading a Flash Program Memory Word54Saving Status, WREG and BSR Registers in RAM77Writing to Flash Program Memory57–58Code Protection261COMF294Comparator221Operation221Operation During Sleep226Response Time224Comparator Module221C1 Output State Versus Input Conditions224Comparator Voltage Reference (CVREF)358Comparator Voltage Registers324
Implementing a Timer1 Real-Time Clock
Implementing a Timer1 Real-Time Clock106Initializing PORTA80Initializing PORTB85Initializing PORTC90Loading the SSPBUF (SSPSR) Register138Reading a Flash Program Memory Word54Saving Status, WREG and BSR Registers in RAM77Writing to Flash Program Memory57–58Code Protection261COMF294Comparator221Operation221Operation During Sleep226Response Time224Comparator Module221C1 Output State Versus Input Conditions224Comparator Voltage Reference (CVREF)358Comparator Voltage Registers324
Implementing a Timer1 Real-Time Clock
Implementing a Timer1 Real-Time Clock       106         Initializing PORTA       80         Initializing PORTB       85         Initializing PORTC       90         Loading the SSPBUF (SSPSR) Register       138         Reading a Flash Program Memory Word       54         Saving Status, WREG and BSR Registers in RAM       77         Writing to Flash Program Memory       57–58         Code Protection       261         COMF       294         Comparator       232         Associated Registers       232         Operation       221         Operation During Sleep       226         Response Time       224         Comparator Module       221         C1 Output State Versus Input Conditions       224         Comparator Voltage Reference (CVREF)       Associated Registers         Associated Registers       247         Effects of a Reset       226, 243         Operation During Sleep       247
Implementing a Timer1 Real-Time Clock106Initializing PORTA80Initializing PORTB85Initializing PORTC90Loading the SSPBUF (SSPSR) Register138Reading a Flash Program Memory Word54Saving Status, WREG and BSR Registers in RAM77Writing to Flash Program Memory57–58Code Protection261COMF294Comparator232Associated Registers232Operation221Operation During Sleep226Response Time224Comparator Module221C1 Output State Versus Input Conditions224Comparator Voltage Reference (CVREF)358Associated Registers247Effects of a Reset226, 243Operation During Sleep243Overview243
Implementing a Timer1 Real-Time Clock106Initializing PORTA80Initializing PORTB85Initializing PORTC90Loading the SSPBUF (SSPSR) Register138Reading a Flash Program Memory Word54Saving Status, WREG and BSR Registers in RAM77Writing to Flash Program Memory57–58Code Protection261COMF294Comparator232Operation During Sleep226Response Time224Comparator Module221C1 Output State Versus Input Conditions224Comparator Voltage Reference (CVREF)358Comparator Voltage Reference (CVREF)243Operation During Sleep243Comparator Voltage Reference (CVREF)243Comparator Voltage Reference (CVREF)243
Implementing a Timer1 Real-Time Clock106Initializing PORTA80Initializing PORTB85Initializing PORTC90Loading the SSPBUF (SSPSR) Register138Reading a Flash Program Memory Word54Saving Status, WREG and BSR Registers in RAM77Writing to Flash Program Memory57–58Code Protection261COMF294Comparator232Operation During Sleep226Response Time224Comparator Module221C1 Output State Versus Input Conditions224Comparator Voltage Reference (CVREF)358Comparator Voltage Reference (CVREF)243Operation During Sleep243Comparator Voltage Reference (CVREF)243Comparator Voltage Reference (CVREF)243Comparator Voltage Reference (CVREF)243Comparator Voltage Reference (CVREF)243Operation During Sleep243Overview243Comparator Voltage Reference (CVREF)224Comparator Voltage Reference (CVREF)224Comparators224
Implementing a Timer1 Real-Time Clock106Initializing PORTA80Initializing PORTB85Initializing PORTC90Loading the SSPBUF (SSPSR) Register138Reading a Flash Program Memory Word54Saving Status, WREG and BSR Registers in RAM77Writing to Flash Program Memory57–58Code Protection261COMF294Comparator232Operation During Sleep226Response Time224Comparator Module221C1 Output State Versus Input Conditions224Comparator Voltage Reference (CVREF)358Comparator Voltage Reference (CVREF)243Operation During Sleep243Comparator Voltage Reference (CVREF)243Comparator Voltage Reference (CVREF)244Comparator S245Effects of a Reset226
Implementing a Timer1 Real-Time Clock106Initializing PORTA80Initializing PORTB85Initializing PORTC90Loading the SSPBUF (SSPSR) Register138Reading a Flash Program Memory Word54Saving Status, WREG and BSR Registers in RAM77Writing to Flash Program Memory57–58Code Protection261COMF294Comparator232Associated Registers232Operation During Sleep226Response Time224Comparator Module221C1 Output State Versus Input Conditions224Comparator Voltage Reference (CVREF)358Associated Registers247Effects of a Reset226, 243Operation During Sleep243Overview243Comparator Voltage Reference (CVREF)244Comparator Voltage Reference (CVREF)224Response Time224Comparator Voltage Reference (CVREF)243Comparator Voltage Reference (CVREF)243Comparator Voltage Reference (CVREF)243Comparator Voltage Reference (CVREF)224Comparators226Effects of a Reset226Comparators226Comparators226Compare (CCP Module)116
Implementing a Timer1 Real-Time Clock106Initializing PORTA80Initializing PORTB85Initializing PORTC90Loading the SSPBUF (SSPSR) Register138Reading a Flash Program Memory Word54Saving Status, WREG and BSR Registers in RAM77Writing to Flash Program Memory57–58Code Protection261COMF294Comparator232Associated Registers232Operation During Sleep226Response Time224Comparator Module221C1 Output State Versus Input Conditions224Comparator Voltage Reference (CVREF)358Comparator Voltage Reference (CVREF)243Operation During Sleep243Comparator Voltage Reference (CVREF)243Comparator Voltage Reference (CVREF)224Comparators226Effects of a Reset226Comparators226Compare (CCP Module)116CCPRx Register116
Implementing a Timer1 Real-Time Clock106Initializing PORTA80Initializing PORTB85Initializing PORTC90Loading the SSPBUF (SSPSR) Register138Reading a Flash Program Memory Word54Saving Status, WREG and BSR Registers in RAM77Writing to Flash Program Memory57–58Code Protection261COMF294Comparator232Associated Registers232Operation During Sleep226Response Time224Comparator Module221C1 Output State Versus Input Conditions224Comparator Voltage Reference (CVREF)358Comparator Voltage Reference (CVREF)243Operation During Sleep243Comparator Voltage Reference (CVREF)243Comparator Voltage Reference (CVREF)243Comparators226Effects of a Reset226Comparators226Compare (CCP Module)116CCPRx Register116Pin Configuration116
Implementing a Timer1 Real-Time Clock106Initializing PORTA80Initializing PORTB85Initializing PORTC90Loading the SSPBUF (SSPSR) Register138Reading a Flash Program Memory Word54Saving Status, WREG and BSR Registers in RAM77Writing to Flash Program Memory57–58Code Protection261COMF294Comparator232Associated Registers232Operation During Sleep226Response Time224Comparator Module221C1 Output State Versus Input Conditions224Comparator Voltage Reference (CVREF)358Comparator Voltage Reference (CVREF)243Operation During Sleep243Comparator Voltage Reference (CVREF)243Comparator Voltage Reference (CVREF)224Comparators226Effects of a Reset226Comparators226Compare (CCP Module)116CCPRx Register116

Special Event Trigger	112, 116
Timer1/Timer3 Mode Selection	116
Computed GOTO	30
CONFIG1H Register	
CONFIG2H Register	
CONFIG2L Register	
CONFIG3H Register	
CONFIG4L Register	
CONFIG5H Register	
CONFIG5L Register	
CONFIG6H Register	
CONFIG6L Register	
CONFIG7H Register	
CONFIG7L Register	
Configuration Bits	
Configuration Register Protection	276
Context Saving During Interrupts	77
CPFSEQ	
CPFSGT	295
CPFSLT	
Customer Change Notification Service	385
Customer Notification Service	385
Customer Support	385
CVREF Voltage Reference Specifications	358
8	

#### D

Data Addressing Modes	43
Comparing Addressing Modes with the Extended Instruction Set Enabled	46
Direct	
Indexed Literal Offset	
Instructions Affected	
Indirect	
Inherent and Literal	
Data EEPROM	
Code Protection	
Data EEPROM Memory	
Associated Registers	
EEADR Register	
EECON1 and EECON2 Registers	59
Operation During Code-Protect	
Protection Against Spurious Write	62
Reading	
Using	
Write Verify	
Writing	
Data Memory	
Access Bank	
Access RAM	
and the Extended Instruction Set	
Bank Select Register (BSR)	
General Purpose Registers	
Map for PIC18F13K50/PIC18LF13K50	
Map for PIC18F14K50/PIC18LF14K50	
DAW	
DC and AC Characteristics	
Graphs and Tables	365
DC Characteristics	
Extended and Industrial	345
Industrial and Extended	
DCFSNZ	
DECF	
DECFSZ	
Development Support	327
Device Differences	

9
10
11
9
10
253
44

### Е

ECCPAS Register	
EECON1 Register 5	
Effect on Standard PIC Instructions	
Electrical Specifications	. 331
Enhanced Capture/Compare/PWM (ECCP)	. 113
Associated Registers	. 133
Enhanced PWM Mode	. 117
Auto-Restart	. 127
Auto-shutdown	
Direction Change in Full-Bridge Output Mode	
Full-Bridge Application	
Full-Bridge Mode	. 121
Half-Bridge Application	. 120
Half-Bridge Application Examples	. 128
Half-Bridge Mode	. 120
Output Relationships (Active-High and	
Active-Low)	. 118
Output Relationships Diagram	
Programmable Dead Band Delay	
Shoot-through Current	128
Start-up Considerations	
Outputs and Configuration	
Specifications	
Enhanced Universal Synchronous Asynchronous	. 000
Receiver Transmitter (EUSART)	170
Errata	
EUSART	. 179
EUSART Asynchronous Mode	. 179 . 181
EUSART Asynchronous Mode 12-bit Break Transmit and Receive	. 179 . 181 . 198
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive	. 179 . 181 . 198 . 187
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit	. 179 . 181 . 198 . 187 . 183
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Break	. 179 . 181 . 198 . 187 . 183 . 196
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Break Baud Rate Generator (BRG)	. 179 . 181 . 198 . 187 . 183 . 196 . 191
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Break Baud Rate Generator (BRG) Clock Accuracy	. 179 . 181 . 198 . 187 . 183 . 196 . 191 . 188
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Break Baud Rate Generator (BRG) Clock Accuracy Receiver	. 179 . 181 . 198 . 187 . 183 . 196 . 191 . 188 . 184
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Break Baud Rate Generator (BRG) Clock Accuracy Receiver Setting up 9-bit Mode with Address Detect	. 179 . 181 . 198 . 187 . 183 . 196 . 191 . 188 . 184 . 186
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Break Baud Rate Generator (BRG) Clock Accuracy Receiver Setting up 9-bit Mode with Address Detect Transmitter	. 179 . 181 . 198 . 187 . 183 . 196 . 191 . 188 . 184 . 186
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Break Baud Rate Generator (BRG) Clock Accuracy Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG)	. 179 . 181 . 198 . 187 . 183 . 196 . 191 . 188 . 184 . 186 . 181
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Break Baud Rate Generator (BRG) Clock Accuracy Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers	. 179 . 181 . 198 . 187 . 183 . 196 . 191 . 188 . 184 . 186 . 181
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Break Baud Rate Generator (BRG) Clock Accuracy Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto Baud Rate Detect	. 179 . 181 . 198 . 187 . 183 . 196 . 191 . 188 . 184 . 186 . 181 . 191 . 195
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Break Baud Rate Generator (BRG) Clock Accuracy Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto Baud Rate Detect Baud Rate Error, Calculating	. 179 . 181 . 198 . 187 . 183 . 196 . 191 . 188 . 184 . 186 . 181 . 191 . 195 . 191
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Break Baud Rate Generator (BRG) Clock Accuracy Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto Baud Rate Detect Baud Rate Error, Calculating Baud Rates, Asynchronous Modes	. 179 . 181 . 198 . 187 . 183 . 196 . 191 . 188 . 184 . 184 . 181 . 191 . 195 . 191 . 192
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Break Baud Rate Generator (BRG) Clock Accuracy Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto Baud Rate Detect Baud Rate Error, Calculating Baud Rates, Asynchronous Modes Formulas	. 179 . 181 . 198 . 187 . 183 . 196 . 191 . 188 . 184 . 186 . 181 . 191 . 195 . 191 . 192 . 191
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Break Baud Rate Generator (BRG) Clock Accuracy Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto Baud Rate Detect Baud Rate Error, Calculating Baud Rates, Asynchronous Modes Formulas High Baud Rate Select (BRGH Bit)	. 179 . 181 . 198 . 187 . 183 . 196 . 191 . 188 . 184 . 186 . 181 . 191 . 195 . 191 . 192 . 191
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Break Baud Rate Generator (BRG) Clock Accuracy Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto Baud Rate Detect Baud Rate Error, Calculating Baud Rates, Asynchronous Modes Formulas High Baud Rate Select (BRGH Bit)	. 179 . 181 . 198 . 187 . 183 . 196 . 191 . 188 . 184 . 184 . 184 . 181 . 191 . 191 . 191 . 191 . 191
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Break Baud Rate Generator (BRG) Clock Accuracy Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto Baud Rate Detect Baud Rate Error, Calculating Baud Rates, Asynchronous Modes Formulas High Baud Rate Select (BRGH Bit)	. 179 . 181 . 198 . 187 . 183 . 196 . 191 . 188 . 184 . 184 . 184 . 181 . 191 . 191 . 191 . 191 . 191
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Break Baud Rate Generator (BRG) Clock Accuracy Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto Baud Rate Detect Baud Rate Error, Calculating Baud Rates, Asynchronous Modes Formulas High Baud Rate Select (BRGH Bit) Clock polarity Synchronous Mode Data polarity	. 179 . 181 . 198 . 187 . 183 . 196 . 191 . 188 . 184 . 184 . 186 . 181 . 191 . 195 . 191 . 192 . 191 . 199
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Break Baud Rate Generator (BRG) Clock Accuracy Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto Baud Rate Detect Baud Rate Error, Calculating Baud Rates, Asynchronous Modes Formulas High Baud Rate Select (BRGH Bit) Clock polarity Synchronous Mode Data polarity Asynchronous Receive	. 179 . 181 . 198 . 187 . 183 . 196 . 191 . 188 . 184 . 184 . 181 . 191 . 195 . 191 . 191 . 192 . 191 . 193
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Break Baud Rate Generator (BRG) Clock Accuracy Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto Baud Rate Detect Baud Rate Error, Calculating Baud Rates, Asynchronous Modes Formulas High Baud Rate Select (BRGH Bit) Clock polarity Synchronous Mode Data polarity	. 179 . 181 . 198 . 187 . 183 . 196 . 191 . 188 . 184 . 184 . 181 . 191 . 195 . 191 . 191 . 192 . 191 . 193
EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Break Baud Rate Generator (BRG) Clock Accuracy Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto Baud Rate Detect Baud Rate Error, Calculating Baud Rates, Asynchronous Modes Formulas High Baud Rate Select (BRGH Bit) Clock polarity Synchronous Mode Data polarity Asynchronous Receive	. 179 . 181 . 198 . 187 . 183 . 196 . 191 . 188 . 184 . 186 . 181 . 191 . 195 . 191 . 191 . 192 . 191 . 199 . 184 . 181

Asynchronous Receive	185
Asynchronous Transmit	181
Synchronous Master Mode1	99, 204
Associated Registers, Receive	203
Associated Registers, Transmit2	01, 204
Reception	201
Transmission	199
Synchronous Slave Mode	
Associated Registers, Receive	205
Reception	205
Transmission	204
Extended Instruction Set	
ADDFSR	320
ADDULNK	320
and Using MPLAB Tools	326
CALLW	321
Considerations for Use	324
MOVSF	321
MOVSS	322
PUSHL	322
SUBFSR	323
SUBULNK	323
Syntax	319

#### F

Fail-Safe Clock Monitor	25, 261
Fail-Safe Condition Clearing	
Fail-Safe Detection	
Fail-Safe Operation	
Reset or Wake-up from Sleep	
Fast Register Stack	
Firmware Instructions	
Flash Program Memory	
Associated Registers	
Control Registers	
EECON1 and EECON2	
TABLAT (Table Latch) Register	
TBLPTR (Table Pointer) Register	
Erase Sequence	
Erasing	
Operation During Code-Protect	58
Reading	
Table Pointer	
Boundaries Based on Operation	53
Table Pointer Boundaries	
Table Reads and Table Writes	49
Write Sequence	56
Writing To	56
Protection Against Spurious Writes	58
Unexpected Termination	
Write Verify	58
G	

General Call Address Support	160
GOTO	298
н	
Hardware Multiplier	63
Introduction	63
Operation	63
Performance Comparison	63
I	
I/O Ports I <sup>2</sup> C	79
Associated Registers	177

I <sup>2</sup> C Mode (MSSP)	
Acknowledge Sequence Timing	170
Baud Rate Generator	163
Bus Collision	
During a Repeated Start Condition	174
During a Stop Condition	176
Clock Arbitration	
Clock Stretching	
10-Bit Slave Receive Mode (SEN = 1)	
10-Bit Slave Transmit Mode	
7-Bit Slave Receive Mode (SEN = 1)	
7-Bit Slave Transmit Mode	
Clock Synchronization and the CKP bit (SEN =	
Effects of a Reset	
General Call Address Support	
I <sup>2</sup> C Clock Rate w/BRG	
Master Mode	
Operation	
Reception	
Repeated Start Condition Timing	
Start Condition Timing	165
Transmission	167
Multi-Master Communication, Bus Collision and	1
Arbitration	171
Multi-Master Mode	171
Operation	
Read/Write Bit Information (R/W Bit)	148 149
Registers	
Serial Clock (RC3/SCK/SCL)	
Slave Mode	
Addressing	
Reception	
Transmission	140
Transmission	
Sleep Operation	171
Sleep Operation Stop Condition Timing	171 170
Sleep Operation	171 170
Sleep Operation Stop Condition Timing	171 170 261, 276
Sleep Operation Stop Condition Timing ID Locations	171 170 261, 276 298
Sleep Operation Stop Condition Timing ID Locations INCF	171 170 261, 276 298 299
Sleep Operation Stop Condition Timing ID Locations INCF INCFSZ In-Circuit Debugger	171 170 261, 276 298 299 276
Sleep Operation Stop Condition Timing ID Locations INCF INCFSZ In-Circuit Debugger In-Circuit Serial Programming (ICSP)	171 170 261, 276 298 299 276
Sleep Operation	171 170 261, 276 298 299 276 261, 276
Sleep Operation	171 
Sleep Operation	171 170 261, 276 298 299 276 261, 276 324 324
Sleep Operation	171 170 261, 276 298 299 276 261, 276 324 324 44
Sleep Operation	

www.DataSheet4U.com	www.	DataSl	heet4l	J.com
---------------------	------	--------	--------	-------

BSF	289
BSF (Indexed Literal Offset Mode)	
BTFSC	
BTFSS	290
BTG	291
BZ	292
CALL	
CLRF	
CLRWDT	
COMF	
CPFSEQ	294
CPFSGT	295
CPFSLT	295
DAW	296
DCFSNZ	
DECF	
DECFSZ	
Extended Instruction Set	319
General Format	279
GOTO	298
INCF	298
INCFSZ	
INFSNZ	
IORLW	
IORWF	
LFSR	301
MOVF	301
MOVFF	302
MOVLB	
MOVLW	
MOVWF	
MULLW	
MULWF	304
NEGF	305
NOP	305
Opcode Field Descriptions	278
POP	
PUSH	
RCALL	
RESET	
RETFIE	
RETLW	
RETURN	
RLCF	309
RLNCF	310
RRCF	310
RRNCF	311
SETF	
SETF (Indexed Literal Offset Mode)	
SLEEP	
SUBFWB	
SUBLW	
SUBWF	313
SUBWFB	314
SWAPF	314
TBLRD	315
TBLWT	
TSTFSZ	
XORLW	
XORWF	
INTCON Register	
INTCON Registers	'–69
INTCON2 Register	68
INTCON3 Register	69
Inter-Integrated Circuit. See I <sup>2</sup> C.	

Internal Oscillator Block INTOSC	
	251 252
Specifications Internal RC Oscillator	351, 352
	074
Use with WDT	
Internal Sampling Switch (RSS) IMPEDANCE	
Internet Address	
Interrupt Sources	
ADC	
Capture Complete (CCP)	
Compare Complete (CCP)	116
Interrupt-on-Change (RB7:RB4)	
INTx Pin	77
PORTB, Interrupt-on-Change	77
TMR0	77
TMR0 Overflow	
TMR1 Overflow	101
TMR3 Overflow	109, 112
Interrupts	65
INTOSC Specifications	351, 352
IOCA Register	
IOCB Register	
IORLW	
IORWF	
IPR Registers	
IPR1 Register	
IPR2 Register	

#### L

LATA Register	82
LATB Register	86
LATC Register	
LFSR	301
Load Conditions	348
Low-Voltage ICSP Programming. See Single-Supply	
ICSP Programming	

#### Μ

Master Clear (MCLR)
Master Synchronous Serial Port (MSSP). See MSSP.
Memory Organization27
Data Memory 33
Program Memory27
Microchip Internet Web Site
MOVF
MOVFF
MOVLB
MOVLW
MOVSF
MOVSS
MOVWF
MPLAB ASM30 Assembler, Linker, Librarian
MPLAB Integrated Development Environment Software 327
MPLAB PM3 Device Programmer
MPLAB REAL ICE In-Circuit Emulator System
MPLINK Object Linker/MPLIB Object Librarian
MSSP
ACK Pulse
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode.
Module Overview
SPI Mode. See SPI Mode.
SSPBUF Register
SSPSR Register
MULLW
MULWF

N	
NEGF	305
NOP	
0	
OSCCON Register	. 20, 21
Oscillator Parameters	
Oscillator Selection	261
Oscillator Start-up Timer (OST)	253
Specifications	
Oscillator Switching	
Fail-Safe Clock Monitor	25
Oscillator, Timer11	01, 112
Oscillator, Timer3	109
OSCTUNE Register	22
P	
P1A/P1B/P1C/P1D.See Enhanced Capture/Compare/	/
PWM (ECCP)	
Packaging Information	367
Marking	367
PIE Registers	72
PIE1 Register	72
PIE2 Register	73
PIR Registers	70
PIR1 Register	
PIR2 Register	71
POP	306

P1A/P1B/P1C/P1D.See Enhanced Capture/Compare/	
PWM (ECCP)	117
Packaging Information	367
Marking	
PIE Registers	
PIE1 Register	72
PIE2 Register	73
PIR Registers	
PIR1 Register	70
PIR2 Register	71
POP	306
POR. See Power-on Reset.	
PORTA	
Associated Registers	84
LATA Register	79
PORTA Register	79
Specifications	352
TRISA Register	79
PORTA Register	81
PORTB	
Associated Registers	89
LATB Register	85
PORTB Register	85
TRISB Register	85
PORTB Register	. 86, 90
PORTB Register PORTC	. 86, 90
PORTC	93
PORTC Associated Registers	93 90
PORTC Associated Registers LATC Register	93 90 90
PORTC Associated Registers LATC Register PORTC Register	93 90 90 149
PORTC Associated Registers LATC Register PORTC Register RC3/SCK/SCL Pin	93 90 90 149 352
PORTC Associated Registers LATC Register PORTC Register RC3/SCK/SCL Pin Specifications	93 90 90 149 352 90
PORTC Associated Registers LATC Register PORTC Register RC3/SCK/SCL Pin Specifications TRISC Register	93 90 90 90 90 90 90 90 90
PORTC Associated Registers LATC Register PORTC Register RC3/SCK/SCL Pin Specifications TRISC Register Power Managed Modes and A/D Operation	93 90 90 90 90 149 352 90  90  233  211
PORTC Associated Registers LATC Register PORTC Register RC3/SCK/SCL Pin Specifications TRISC Register Power Managed Modes	
PORTC Associated Registers LATC Register PORTC Register RC3/SCK/SCL Pin Specifications TRISC Register Power Managed Modes and A/D Operation and PWM Operation and SPI Operation	93 90 90 149 352 90 233 211 133 143
PORTC Associated Registers LATC Register PORTC Register RC3/SCK/SCL Pin Specifications TRISC Register Power Managed Modes and A/D Operation and PWM Operation	93 90 90 149 352 90 233 211 133 143 233
PORTC Associated Registers LATC Register PORTC Register RC3/SCK/SCL Pin Specifications TRISC Register Power Managed Modes and A/D Operation and PWM Operation and SPI Operation Entering Exiting Idle and Sleep Modes	93 90 90 149 352 90 233 211 133 143 233 237
PORTC Associated Registers LATC Register PORTC Register RC3/SCK/SCL Pin Specifications TRISC Register Power Managed Modes and A/D Operation and PWM Operation and SPI Operation Entering	93 90 90 90 149 352 90 233 211 133 143 233 237 237
PORTC Associated Registers LATC Register PORTC Register RC3/SCK/SCL Pin Specifications TRISC Register Power Managed Modes and A/D Operation and PWM Operation and SPI Operation Entering Exiting Idle and Sleep Modes by Interrupt	93 90 90 149 352 233 211 133 143 233 237 237 237 238
PORTC Associated Registers LATC Register PORTC Register RC3/SCK/SCL Pin Specifications TRISC Register Power Managed Modes and A/D Operation and PWM Operation and SPI Operation Entering Exiting Idle and Sleep Modes by Interrupt by Reset by WDT Time-out	93 90 90 149 352 233 211 133 143 233 237 237 237 238 237
PORTC Associated Registers LATC Register PORTC Register RC3/SCK/SCL Pin Specifications TRISC Register Power Managed Modes and A/D Operation and PWM Operation and SPI Operation Entering Exiting Idle and Sleep Modes by Interrupt by Reset	93 90 90 149 352 233 211 133 237 237 237 237 238 237 238 237 238
PORTC Associated Registers LATC Register PORTC Register RC3/SCK/SCL Pin Specifications TRISC Register Power Managed Modes. and A/D Operation and PWM Operation and PWM Operation Entering Exiting Idle and Sleep Modes by Interrupt by Reset by WDT Time-out Without a Start-up Delay Idle Modes	93 90 90 149 352 233 211 133 237 237 237 238 237 238 237 238 237 238 237 238
PORTC Associated Registers LATC Register PORTC Register RC3/SCK/SCL Pin Specifications TRISC Register Power Managed Modes and A/D Operation and PWM Operation and SPI Operation Entering	93 90 90 149 352 233 211 133 237 237 237 238 237 238 237 238 235 235 236
PORTC Associated Registers LATC Register PORTC Register RC3/SCK/SCL Pin Specifications TRISC Register Power Managed Modes and A/D Operation and PWM Operation and SPI Operation Entering	93 90 90 149 352 233 211 133 237 237 238 237 238 237 238 235 236 236 237
PORTC Associated Registers LATC Register PORTC Register RC3/SCK/SCL Pin Specifications TRISC Register Power Managed Modes and A/D Operation and PWM Operation and SPI Operation Entering	93 90 90 149 352 233 211 133 237 237 238 237 238 237 238 235 236 237 238 235 236 237 238

PRI_RUN234
RC_RUN234
SEC_RUN234
Selecting
Sleep Mode
Summary (table)
Power-on Reset (POR)
Power-up Timer (PWRT)253
Time-out Sequence
Power-up Timer (PWRT)
Specifications
Precision Internal Oscillator Parameters
Prescaler, Timer0
PRI_IDLE Mode
PRI RUN Mode
Program Counter
PCL, PCH and PCU Registers
PCLATH and PCLATU Registers
Program Memory
and Extended Instruction Set
Code Protection
Instructions
Two-Word32
Interrupt Vector27
Look-up Tables
Map and Stack (diagram)27
Reset Vector
Program Verification and Code Protection
Associated Registers
Programming, Device Instructions
PSTRCON Register
Pulse Steering
PUSH
PUSH and POP Instructions
PUSHL
PWM (ECCP Module)
Effects of a Reset
Operation in Power Managed Modes133
Operation with Fail-Safe Clock Monitor
Pulse Steering130
Steering Synchronization132
PWM Mode. See Enhanced Capture/Compare/PWM 117
PWM1CON Register
R

RAM. See Data Memory.	
RC_IDLE Mode	
RC_RUN Mode	234
RCALL	
RCON Register	76, 250
Bit Status During Initialization	
RCREG	
RCSTA Register	189
Reader Response	
Register	
RCREG Register	195
Register File	
Register File Summary	
Registers	
ADCON0 (ADC Control 0)	
ADCON1 (ADC Control 1)	. 214, 215
ADRESH (ADC Result High) with ADFM = 0)	216
ADRESH (ADC Result High) with ADFM = 1)	216
ADRESL (ADC Result Low) with ADFM = 0)	216
ADRESL (ADC Result Low) with ADFM = 1)	216
ANSEL (Analog Select)	94

ANSELH (Analog Select High)	
BAUDCON (EUSART Baud Rate Control)	190
CCP1CON (Enhanced Capture/Compare/PV	
Control)	
CM1CON0 (C1 Control)	
CM2CON0 (C2 Control)	
CM2CON1 (C2 Control)	
CONFIG1H (Configuration 1 High)	
CONFIG2H (Configuration 2 High)	265
CONFIG2L (Configuration 2 Low)	264
CONFIG3H (Configuration 3 High)	
CONFIG4L (Configuration 4 Low)	
CONFIG5H (Configuration 5 High)	
CONFIG5L (Configuration 5 Low)	
CONFIG6H (Configuration 6 High)	
CONFIG6L (Configuration 6 Low)	
CONFIG7H (Configuration 7 High)	
CONFIG7L (Configuration 7 Low)	
DEVID1 (Device ID 1)	
DEVID2 (Device ID 2)	
ECCPAS (Enhanced CCP Auto-shutdown Co	
EECON1 (Data EEPROM Control 1)	
INTCON (Interrupt Control)	
INTCON2 (Interrupt Control 2)	
INTCON3 (Interrupt Control 3)	
IOCA (Interrupt-on-Change PORTA)	
IOCB (Interrupt-on-Change PORTB)	87
IPR1 (Peripheral Interrupt Priority 1)	
IPR2 (Peripheral Interrupt Priority 2)	
LATA (PORTA Data Latch)	
LATB (PORTB Data Latch)	86
LATC (PORTC Data Latch)	
OSCCON (Oscillator Control)	
OSCTUNE (Oscillator Tuning)	
PIE1 (Peripheral Interrupt Enable 1)	
PIE2 (Peripheral Interrupt Enable 2)	
	73
DID1 (Derinhard Interrupt Deguast 1)	
PIR1 (Peripheral Interrupt Request 1)	70
PIR1 (Peripheral Interrupt Request 1) PIR2 (Peripheral Interrupt Request 2)	70
PIR2 (Peripheral Interrupt Request 2)	70 71
PIR2 (Peripheral Interrupt Request 2) PORTA	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control)	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control)	70 71 81 86, 90 130 129
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control)	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control)	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control)	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control)	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0)	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1)	
PIR2 (Peripheral Interrupt Request 2)         PORTA         PORTB         PSTRCON (Pulse Steering Control)         PWM1CON (Enhanced PWM Control)         RCON (Reset Control)         RCSTA (Receive Status and Control)         SLRCON (PORT Slew Rate Control)         SRCON0 (SR Latch Control 0)         SRCON1 (SR Latch Control 1)         SSPADD (MSSP Address and Baud Rate,	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SPADD (MSSP Address and Baud Rate, SPI Mode)	
PIR2 (Peripheral Interrupt Request 2)         PORTA         PORTB         PSTRCON (Pulse Steering Control)         PWM1CON (Enhanced PWM Control)         RCON (Reset Control)         RCSTA (Receive Status and Control)         SLRCON (PORT Slew Rate Control)         SRCON0 (SR Latch Control 0)         SRCON1 (SR Latch Control 1)         SSPADD (MSSP Address and Baud Rate,	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, SPI Mode) SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode)	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, SPI Mode) SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode) SSPCON1 (MSSP Control 1, SPI Mode)	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, SPI Mode) SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode) SSPCON1 (MSSP Control 1, SPI Mode) SSPCON2 (MSSP Control 2, I <sup>2</sup> C Mode)	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, SPI Mode) SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode) SSPCON1 (MSSP Control 1, SPI Mode) SSPCON2 (MSSP Control 2, I <sup>2</sup> C Mode) SSPMSK (SSP Mask)	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, SPI Mode) SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode) SSPCON1 (MSSP Control 1, SPI Mode) SSPCON2 (MSSP Control 2, I <sup>2</sup> C Mode) SSPMSK (SSP Mask)	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, SPI Mode) SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode) SSPCON1 (MSSP Control 1, SPI Mode) SSPCON2 (MSSP Control 2, I <sup>2</sup> C Mode) SSPMSK (SSP Mask) SSPSTAT (MSSP Status, SPI Mode)	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, SPI Mode) SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode) SSPCON1 (MSSP Control 1, SPI Mode) SSPCON2 (MSSP Control 2, I <sup>2</sup> C Mode) SSPMSK (SSP Mask) SSPSTAT (MSSP Status, SPI Mode) STATUS	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, SPI Mode) SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode) SSPCON1 (MSSP Control 1, SPI Mode) SSPCON2 (MSSP Control 2, I <sup>2</sup> C Mode) SSPMSK (SSP Mask) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer)	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, SPI Mode) SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode) SSPCON1 (MSSP Control 1, SPI Mode) SSPCON2 (MSSP Control 2, I <sup>2</sup> C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) TOCON (Timer0 Control)	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, SPI Mode) SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode) SSPCON1 (MSSP Control 1, SPI Mode) SSPCON2 (MSSP Control 2, I <sup>2</sup> C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) TOCON (Timer0 Control)	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, SPI Mode) SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode) SSPCON1 (MSSP Control 1, SPI Mode) SSPCON1 (MSSP Control 2, I <sup>2</sup> C Mode) SSPCON2 (MSSP Control 2, I <sup>2</sup> C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) TOCON (Timer0 Control) T1CON (Timer1 Control)	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, SPI Mode) SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode) SSPCON1 (MSSP Control 1, SPI Mode) SSPCON2 (MSSP Control 2, I <sup>2</sup> C Mode) SSPCON2 (MSSP Control 2, I <sup>2</sup> C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) TOCON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control)	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, SPI Mode) SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode) SSPCON1 (MSSP Control 1, SPI Mode) SSPCON2 (MSSP Control 2, I <sup>2</sup> C Mode) SSPCON2 (MSSP Status, SPI Mode) SSPSTAT (MSSP Status, SPI Mode) STKPTR (Stack Pointer) T0CON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control)	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, SPI Mode) SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode) SSPCON1 (MSSP Control 1, SPI Mode) SSPCON1 (MSSP Control 2, I <sup>2</sup> C Mode) SSPCON2 (MSSP Control 2, I <sup>2</sup> C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) TOCON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISA (Tri-State PORTA)	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, SPI Mode) SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode) SSPCON1 (MSSP Control 1, SPI Mode) SSPCON1 (MSSP Control 2, I <sup>2</sup> C Mode) SSPCON2 (MSSP Control 2, I <sup>2</sup> C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) TOCON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISA (Tri-State PORTA)	
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, SPI Mode) SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode) SSPCON1 (MSSP Control 1, SPI Mode) SSPCON1 (MSSP Control 2, I <sup>2</sup> C Mode) SSPCON2 (MSSP Control 2, I <sup>2</sup> C Mode) SSPTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) TOCON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISA (Tri-State PORTA) TRISB (Tri-State PORTB)	70 71 81 86, 90 130 129 76, 250 189 96 240 241 155 146 137 147 154 136, 145 42 29 97 101 107 109 81 86, 90
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, SPI Mode) SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode) SSPCON1 (MSSP Control 1, SPI Mode) SSPCON1 (MSSP Control 2, I <sup>2</sup> C Mode) SSPCON2 (MSSP Control 2, I <sup>2</sup> C Mode) SSPTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) TOCON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISA (Tri-State PORTA) TXSTA (Transmit Status and Control)	70 71 81 86, 90 130 129 76, 250 189 96 240 241 155 146 137 147 154 136, 145 42 29 97 101 107 109 81 86, 90 188
PIR2 (Peripheral Interrupt Request 2) PORTA PORTB PSTRCON (Pulse Steering Control) PWM1CON (Enhanced PWM Control) RCON (Reset Control) RCSTA (Receive Status and Control) SLRCON (PORT Slew Rate Control) SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, SPI Mode) SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode) SSPCON1 (MSSP Control 1, SPI Mode) SSPCON1 (MSSP Control 2, I <sup>2</sup> C Mode) SSPCON2 (MSSP Control 2, I <sup>2</sup> C Mode) SSPTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) TOCON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISA (Tri-State PORTA) TRISB (Tri-State PORTB)	

VREFCON2	
WDTCON (Watchdog Timer Control)	
WPUA (Weak Pull-up PORTA)	82
WPUB (Weak Pull-up PORTB)	87
RESET	307
Reset State of Registers	
Resets	
Brown-out Reset (BOR)	
Oscillator Start-up Timer (OST)	
Power-on Reset (POR)	
Power-up Timer (PWRT)	
RETFIE	308
RETLW	308
RETURN	309
Return Address Stack	
Return Stack Pointer (STKPTR)	29
Revision History	
RLCF	309
RLNCF	
RRCF	
RRNCF	

### S

SCK	135
SDI	135
SDO	135
SEC_IDLE Mode	236
SEC_RUN Mode	234
Serial Clock, SCK	135
Serial Data In (SDI)	135
Serial Data Out (SDO)	
Serial Peripheral Interface. See SPI Mode.	
SETF	311
Shoot-through Current	
Single-Supply ICSP Programming.	
Slave Select (SS)	135
Slave Select Synchronization	141
SLEEP	
Sleep Mode	235
SLRCON Register	. 96
Software Simulator (MPLAB SIM)	329
SPBRG	
SPBRGH	
Special Event Trigger	211
Special Event Trigger. See Compare (ECCP Mode).	
Special Features of the CPU	261
Special Function Registers	
Мар	. 38
SPI Mode	
Typical Master/Slave Connection	139
SPI Mode (MSSP)	
Associated Registers	143
Bus Mode Compatibility	143
Effects of a Reset	143
Enabling SPI I/O	139
Master Mode	140
Operation	138
Operation in Power Managed Modes	143
Serial Clock	135
Serial Data In	135
Serial Data Out	135
Slave Mode	141
Slave Select	135
Slave Select Synchronization	141
SPI Clock	140

SR Latch	
Associated Registers	241
SRCON0 Register	240
SRCON1 Register	241
<u>ss</u>	
SSP	
Typical SPI Master/Slave Connection	130
•••	
SSPADD Register	
SSPCON1 Register 137,	
SSPCON2 Register	
SSPMSK Register	
SSPOV	167
SSPOV Status Flag	167
SSPSTAT Register 136,	145
R/W Bit	
Stack Full/Underflow Resets	
Standard Instructions	
STATUS Register	
STKPTR Register	
SUBFSR	
SUBFWB	
SUBLW	313
SUBULNK	323
SUBWF	313
SUBWFB	314
SWAPF	
	011
Т	
T0CON Register	07
T1CON Register	
T2CON Register	
T3CON Register	
Table Pointer Operations (table)	52
Table Reads/Table Writes	
TBLRD	315
TBLWT	316
Thermal Considerations	347
Time-out in Various Situations (table)	253
Timer0	
Associated Registers	
Operation	
Overflow Interrupt	
Prescaler	
Prescaler Assignment (PSA Bit)	
Prescaler Select (T0PS2:T0PS0 Bits)	99
Prescaler. See Prescaler, Timer0.	
Reads and Writes in 16-Bit Mode	. 98
Source Edge Select (T0SE Bit)	. 98
Source Select (T0CS Bit)	
Specifications	
Switching Prescaler Assignment	
Timer1	
16-Bit Read/Write Mode	
Associated Registers	
Interrupt	
Modes of Operation	
Operation	102
Oscillator 101,	104
	104
Overflow Interrupt	
	101
Resetting, Using the CCP Special Event Trigger	101 105
Resetting, Using the CCP Special Event Trigger Specifications	101 105 355
Resetting, Using the CCP Special Event Trigger Specifications TMR1H Register	101 105 355 101
Resetting, Using the CCP Special Event Trigger Specifications TMR1H Register TMR1L Register	101 105 355 101 101
Resetting, Using the CCP Special Event Trigger Specifications TMR1H Register TMR1L Register Use as a Real-Time Clock	101 105 355 101 101 105
Resetting, Using the CCP Special Event Trigger Specifications TMR1H Register TMR1L Register	101 105 355 101 101 105 107

Interrupt	100
Operation	
Output	
Timer3	
16-Bit Read/Write Mode	
Associated Registers	
Operation	110
Oscillator 109,	112
Overflow Interrupt 109,	112
Special Event Trigger (CCP)	112
TMR3H Register	
TMR3L Register	
Timing Diagrams	100
A/D Conversion	357
Acknowledge Sequence	
Asynchronous Reception	
Asynchronous Transmission	
Asynchronous Transmission (Back to Back)	
Auto Wake-up Bit (WUE) During Normal Operation .	197
Auto Wake-up Bit (WUE) During Sleep	197
Automatic Baud Rate Calculator	
Baud Rate Generator with Clock Arbitration	164
BRG Reset Due to SDA Arbitration During Start	
Condition	173
Brown-out Reset (BOR)	
	555
Bus Collision During a Repeated Start Condition	
(Case 1)	174
Bus Collision During a Repeated Start Condition	
(Case 2)	
Bus Collision During a Start Condition (SCL = 0)	173
Bus Collision During a Stop Condition (Case 1)	176
Bus Collision During a Stop Condition (Case 2)	176
Bus Collision During Start Condition (SDA only)	
Bus Collision for Transmit and Acknowledge	
CLKOUT and I/O	
Clock Synchronization	
•	
Clock Timing	
Clock/Instruction Cycle	
Comparator Output	
Enhanced Capture/Compare/PWM (ECCP)	
Fail-Safe Clock Monitor (FSCM)	
First Start Bit Timing	
Full-Bridge PWM Output	122
Half-Bridge PWM Output120,	128
	363
I <sup>2</sup> C Bus Start/Stop Bits	362
l <sup>2</sup> C Master Mode (7 or 10-Bit Transmission)	168
I <sup>2</sup> C Master Mode (7-Bit Reception)	
$I^2C$ Slave Mode (10-Bit Reception, SEN = 0)	
$I^2C$ Slave Mode (10-Bit Reception, SEN = 1)	152
I <sup>2</sup> C Slave Mode (10-Bit Transmission)	
I <sup>2</sup> C Slave Mode (7-bit Reception, SEN = 0)	150
I <sup>2</sup> C Slave Mode (7-Bit Reception, SEN = 1)	
I <sup>2</sup> C Slave Mode (7-Bit Transmission)	151
I <sup>2</sup> C Slave Mode General Call Address Sequence	
i o olave mode General Gall Address Gequence	
(7 or 10-Bit Address Mode)	160
(7 or 10-Bit Address Mode)	
(7 or 10-Bit Address Mode) I <sup>2</sup> C Stop Condition Receive or Transmit Mode	170
(7 or 10-Bit Address Mode) I <sup>2</sup> C Stop Condition Receive or Transmit Mode Internal Oscillator Switch Timing	170
(7 or 10-Bit Address Mode) I <sup>2</sup> C Stop Condition Receive or Transmit Mode Internal Oscillator Switch Timing PWM Auto-shutdown	170 .23
(7 or 10-Bit Address Mode) I <sup>2</sup> C Stop Condition Receive or Transmit Mode Internal Oscillator Switch Timing PWM Auto-shutdown Auto-restart Enabled	170 .23 127
(7 or 10-Bit Address Mode) I <sup>2</sup> C Stop Condition Receive or Transmit Mode Internal Oscillator Switch Timing PWM Auto-shutdown Auto-restart Enabled Firmware Restart	170 .23 127 126
(7 or 10-Bit Address Mode) I <sup>2</sup> C Stop Condition Receive or Transmit Mode Internal Oscillator Switch Timing PWM Auto-shutdown Auto-restart Enabled Firmware Restart PWM Direction Change	170 .23 127 126 123
(7 or 10-Bit Address Mode) I <sup>2</sup> C Stop Condition Receive or Transmit Mode Internal Oscillator Switch Timing PWM Auto-shutdown Auto-restart Enabled Firmware Restart PWM Direction Change PWM Direction Change at Near 100% Duty Cycle	170 .23 127 126 123 124
(7 or 10-Bit Address Mode) I <sup>2</sup> C Stop Condition Receive or Transmit Mode Internal Oscillator Switch Timing PWM Auto-shutdown Auto-restart Enabled Firmware Restart PWM Direction Change PWM Direction Change at Near 100% Duty Cycle PWM Output (Active-High)	170 .23 127 126 123 124 118
(7 or 10-Bit Address Mode) I <sup>2</sup> C Stop Condition Receive or Transmit Mode Internal Oscillator Switch Timing PWM Auto-shutdown Auto-restart Enabled Firmware Restart PWM Direction Change PWM Direction Change at Near 100% Duty Cycle	170 .23 127 126 123 124 118

Repeat Start Condition	166
Reset, WDT, OST and Power-up Timer	353
Send Break Character Sequence	198
Slave Synchronization	141
Slow Rise Time (MCLR Tied to VDD, VDD Rise >	
TPWRT)	
SPI Master Mode (CKE = 1, SMP = 1)	360
SPI Mode (Master Mode)	140
SPI Mode (Slave Mode, CKE = 0)	
SPI Mode (Slave Mode, CKE = 1)	142
SPI Slave Mode (CKE = 0)	
SPI Slave Mode (CKE = 1)	361
Synchronous Reception (Master Mode, SREN)	202
Synchronous Transmission	200
Synchronous Transmission (Through TXEN)	200
Time-out Sequence on POR w/PLL Enabled	
(MCLR Tied to VDD)	255
Time-out Sequence on Power-up (MCLR	
Not Tied to VDD, Case 1)	254
Time-out Sequence on Power-up (MCLR	
Not Tied to VDD, Case 2)	254
Time-out Sequence on Power-up (MCLR	
Tied to VDD, VDD Rise < TPWRT)	254
Timer0 and Timer1 External Clock	
Transition for Entry to Sleep Mode	235
Transition for Wake from Sleep (HSPLL)	235
Transition Timing for Entry to Idle Mode	236
Transition Timing for Wake from Idle to Run Mode	
USART Synchronous Receive (Master/Slave)	359
USART Synchronous Transmission	
(Master/Slave)	359
Timing Diagrams and Specifications	
A/D Conversion Requirements	
PLL Clock	351
Timing Parameter Symbology	348
Timing Requirements	
I <sup>2</sup> C Bus Data	364
I2C Bus Start/Stop Bits	363
SPI Mode	362
Top-of-Stack Access	
TRISA Register	81
TRISB Register	5, 90
TSTFSZ	
Two-Speed Start-up	261
Two-Word Instructions	
Example Cases	
TXREG	
TXSTA Register	
BRGH Bit	191

#### U US

ŝΑ	ART	
	Synchronous Master Mode	
	Requirements, Synchronous Receive	59
	Requirements, Synchronous Transmission 35	59
	Timing Diagram, Synchronous Receive 35	59
	Timing Diagram, Synchronous Transmission 35	59

## V

Voltage Reference (VR) Specifications			
Voltage Reference. See Comparator Voltage			
(CVREF)			
Voltage References			
Fixed Voltage Reference (FVR)			
VR Stabilization			



VRECON0 (Voltage Reference Control 0) Register		
VRECON1 (Voltage Reference Control 1) Register		
VRECON2 (Voltage Reference Control 2) Register		
VREF. SEE ADC Reference Voltage		

#### W

Wake-up on Break196	5
Watchdog Timer (WDT)	
Associated Registers	2
Control Register	2
Programming Considerations	
Specifications	ŀ
WCOL	)
WCOL Status Flag 165, 166, 167, 170	)
WDTCON Register	2
WPUA Register	2
WPUB Register	
WWW Address	5
WWW, On-Line Support7	,
V	

#### Х

XORLW	317
XORWF	318

NOTES:

### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

#### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

### CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

#### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent				
RE:	Reader Response					
Fror	n: Name					
	Address					
	Telephone: ()	FAX: ()				
Арр	lication (optional):					
Would you like a reply?YN						
Dev	ice: PIC18F1XK22/LF1XK22	Literature Number: DS41365D				
Que	stions:					
1.	What are the best features of this doo	cument?				
2.	How does this document meet your h	ardware and software development needs?				
3.	Do you find the organization of this de	ocument easy to follow? If not, why?				
4		authink would aske as the structure and subject?				
4.	what additions to the document do y	ou think would enhance the structure and subject?				
5.	What deletions from the document co	ould be made without affecting the overall usefulness?				
0.						
6.	Is there any incorrect or misleading ir	formation (what and where)?				
7.	How would you improve this docume	nt?				

#### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>x /xx xxx</u>	Examples:
Device	Temperature Package Pattern Range	<ul> <li>a) PIC18F14K22-E/P 301 = Extended temp., PDIP package, Extended VDD limits, QTP pat- tern #301.</li> </ul>
		<li>b) PIC18LF14K22-E/SO = Extended temp., SOIC package.</li>
Device:	PIC18F13K22 <sup>(1)</sup> , PIC18F14K22 <sup>(1)</sup> , PIC18LF13K22 <sup>(1)</sup> , PIC18LF14K22	<ul> <li>PIC18LF14K22-E/P = Extended temp., PDIP package.</li> </ul>
Temperature Range:	E = $-40^{\circ}$ C to $+125^{\circ}$ C (Extended) I = $-40^{\circ}$ C to $+85^{\circ}$ C (Industrial)	
Package:	ML = QFN P = PDIP SO = SOIC SS = SSOP	
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)	Note 1: T = in tape and reel PLCC, and TQFP packages only.



## WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-6578-300 Fax: 886-3-6578-370

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

01/05/10