

# bq4010/bq4010Y

# **8Kx8 Nonvolatile SRAM**

#### **Features**

- ➤ Data retention in the absence of power
- ➤ Automatic write-protection during power-up/power-down cycles
- ➤ Industry-standard 28-pin 8K x 8 pinout
- ➤ Conventional SRAM operation; unlimited write cycles
- ➤ 10-year minimum data retention in absence of power
- ➤ Battery internally isolated until power is applied

## **General Description**

The CMOS bq4010 is a nonvolatile 65,536-bit static RAM organized as 8,192 words by 8 bits. The integral control circuitry and lithium energy source provide reliable nonvolatility coupled with the unlimited write cycles of standard SRAM.

The control circuitry constantly monitors the single 5V supply for an out-of-tolerance condition. When VCC falls out of tolerance, the SRAM is unconditionally write-protected to prevent inadvertent write operation.

At this time the integral energy source is switched on to sustain the memory until after Voc returns valid

The bq4010 uses an extremely low standby current CMOS SRAM, coupled with a small lithium coin cell to provide nonvolatility without long write-cycle times and the write-cycle limitations associated with EEPROM.

The bq4010 requires no external circuitry and is socket-compatible with industry-standard SRAMs and most EPROMs and EEPROMs.


#### **Pin Connections**

	,	<i></i>	L.,
NC 🖺	1	28	₽ V <sub>CC</sub>
A 12 🗆	2	27	□ WE
A, 🗆	3	26	□ NC
l A <sub>6</sub> □		25	□ Aa
A s 🗆		24	□ Ag
A d		23	□ A <sub>11</sub>
A <sub>3</sub> C		22	D OE
A <sub>2</sub>		21	□ A <sub>10</sub>
A, d		20	b CE
A d		19	DQ7
DQ 0 🗆		18	DQ.
00,0		17	DQ s
002		16	DQ
V <sub>88</sub>	14	15	DQ3
`**			<b>3</b>
j	28-Pin DI	P Module	
1	20		PH-0

#### Pin Names

Ao -A <sub>12</sub>	Address inputs
DQ0-DQ7	Data input/output
CE	Chip enable input
ŌĒ	Output enable input
$\overline{\text{WE}}$	Write enable input
NC	No connect
Vcc	+5 volt supply input
Vss	Ground

## **Block Diagram**



#### **Selection Guide**

Part Number	Maximum Access Time (ns)	Negative Supply Tolerance	Part Number	Maximum Access Time (ns)	Negative Supply Tolerance
bq4010 -70	70	-5%	bq4010Y -70	70	-10%
bq4010 -85	85	-5%	bq4010Y -85	85	-10%
bq4010 -150	150	-5%	bq4010Y -150	150	-10%
bq4010 -200	200	-5%	bq4010Y -200	200	-10%

### **Functional Description**

When power is valid, the bq4010 operates as a standard CMOS SRAM. During power-down and power-up cycles, the bq4010 acts as a nonvolatile memory, automatically protecting and preserving the memory contents.

Power-down/power-up control circuitry constantly monitors the Vcc supply for a power-fail-detect threshold VPFD. The bq4010 monitors for VPFD = 4.62V typical for use in systems with 5% supply tolerance. The bq4010Y monitors for VPFD = 4.37V typical for use in systems with 10% supply tolerance.

When V<sub>CC</sub> falls below the V<sub>PFD</sub> threshold, the SRAM automatically write-protects the data. All outputs become high impedance, and all inputs are treated as "don't care." If a valid access is in process at the time of power-fail detection, the memory cycle continues to completion. If the memory cycle fails to terminate within time twpp, write-protection takes place.

As Vcc falls past Vpp and approaches 3V, the control circuitry switches to the internal lithium backup supply, which provides data retention until valid Vcc is applied.

When Vcc returns to a level above the internal backup cell voltage, the supply is switched back to Vcc. After Vcc ramps above the VPPD threshold, write-protection continues for a time tcer (120ms maximum) to allow for processor stabilization. Normal memory operation may resume after this time.

The internal coin cell used by the bq4010 has an extremely long shelf life and provides data retention for more than 10 years in the absence of system power.

As shipped from Benchmarq, the integral lithium cell is electrically isolated from the memory. (Self-discharge in this condition is approximately 0.5% per year.) Following the first application of VCC, this isolation is broken, and the lithium backup cell provides data retention on subsequent power-downs.

#### Truth Table

Mode	CE	WE	ŌĒ	I/O Operation	Power
Not selected	Н	x	X	High Z	Standby
Output disable	L	Н	Н	High Z	Active
Read	L	Н	L	Dour	Active
Write	L	L	Х	D <sub>IN</sub>	Active

## **Absolute Maximum Ratings**

Symbol	Parameter	Value	Unit	Conditions
Vcc	DC voltage applied on Vcc relative to Vss	-0.3 to 7.0	v	
VT	DC voltage applied on any pin excluding VCC relative to Vss	-0.3 to 7.0	v	V <sub>T</sub> ≤ V <sub>CC</sub> + 0.3
m		0 to +70	°C	Commercial
Topr	Operating temperature	-40 to +85	℃	Industrial "N"
<b></b>		-40 to +70	°C	Commercial
Tstg	Storage temperature	-40 to +85	တ	Industrial "N"
_		-10 to +70	°C	Commercial
TBIAS	Temperature under bias	-40 to +85	°C	Industrial "N"
TSOLDER	Soldering temperature	+260	တ	For 10 seconds

Note:

Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

# 5

### Recommended DC Operating Conditions (TA - TOPR)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
		4.5	5.0	5.5	V	bq4010Y/bq4010Y-xxxN
Vcc	Supply voltage	4.75	5.0	5.5	V	bq4010
$v_{ss}$	Supply voltage	0	0	0	V	
$v_{iL}$	Input low voltage	-0.3	-	0.8	V	
VIH	Input high voltage	2.2	_	Vcc + 0.3	v	

Note:

Typical values indicate operation at  $T_A = 25$ °C.

### DC Electrical Characteristics (TA - TOPR, VCCmin & VCC & VCCmax)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions/Notes
Ili	Input leakage current	•	-	±1	μA	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Iro	Output leakage current	-	•	± 1	μA	$\overline{\overline{CE}} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}$
Vон	Output high voltage	2.4	•	-	v	I <sub>OH</sub> = -1.0 mA
Vol	Output low voltage	-	-	0.4	V	IoL = 2.1 mA
I <sub>SB1</sub>	Standby supply current	•	4	7	mA	$\overline{CE} = V_{IH}$
I <sub>SB2</sub>	Standby supply current	-	2.5	4	mA	$\label{eq:constraint} \begin{split} \overline{CE} & \geq V_{CC} \cdot 0.2V, \\ 0V & \leq V_{IN} \leq 0.2V, \\ \text{or } V_{IN} & \geq V_{CC} \cdot 0.2V \end{split}$
Icc	Operating supply current		65	75	mA	$\frac{\text{Min. cycle, duty} = 100\%,}{\overline{\text{CE}} = V_{\text{IL}}, I_{\text{IO}} = 0\text{mA}}$
	_	4.55	4.62	4.75	v	bq4010
VPFD	Power-fail-detect voltage	4.30	4.37	4.50	v	bq4010Y
Vso	Supply switch-over voltage	-	3		v	

Note:

Typical values indicate operation at TA = 25℃, Vcc = 5V.

## Capacitance (TA = 25°C, F = 1 MHz, VCC = 5.0V)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
Cvo	Input/output capacitance	-		10	pF	Output voltage = 0V
Cin	Input capacitance	-	-	10	pF	Input voltage = 0V


Note:

These parameters are sampled and not 100% tested.

Feb. 1994 C

#### **AC Test Conditions**

Parameter	Test Conditions
Input pulse levels	0V to 3.0V
Input rise and fall times	5 ns
Input and output timing reference levels	1.5 V (unless otherwise specified)
Output load (including scope and jig)	See Figures 1 and 2







Figure 1. Output Load A

Figure 2. Output Load B

# Read Cycle (TA - TOPR, VCCmin & VCC & VCCmax)


		-70/-	70N	-85/-	85N	-150/-	-150/-150N		200		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
trc	Read cycle time	70	-	85		150	-	200	-	ns	
taa	Address access time	•	70	-	85	_ <b>-</b>	150	-	200	ns	Output load A
tace	Chip enable access time		70	-	85	_	150		200	ns	Output load A
tor	Output enable to output valid	•	35	-	45	-	70	-	90	ns	Output load A
tcız	Chip enable to output in low Z	5	-	5	-	10	-	10	-	ns	Output load B
toiz	Output enable to output in low Z	5	•	5	-	5	•	5	-	ns	Output load B
tcHz	Chip disable to output in high Z	0	25	0	40	0	60	0	70	ns	Output load B
tonz	Output disable to output in high Z	0	25	0	30	0	50	0	70	ns	Output load B
tон	Output hold from address change	10	-	10	-	10	•	10	-	ns	Output load A

# Read Cycle No. 1 (Address Access) 1,2




AC-1

# Read Cycle No. 2 (CE Access) 1,3,4



RC-2

# Read Cycle No. 3 (OE Access) 1,5



RC-3

Notes:

- 1. WE is held high for a read cycle.
- 2. Device is continuously selected:  $\overline{CE} = \overline{OE} = V_{IL}$ .
- 3. Address is valid prior to or coincident with  $\overline{\text{CE}}$  transition low.
- 4.  $\overline{OE} = V_{IL}$
- 5. Device is continuously selected:  $\overline{CE} = V_{1L}$ .

Feb. 1994 C

5.8


# Write Cycle (TA - TOPR, VCCmin & VCC & VCCmax)

		-70/	-70N	-85/	-85N	-150/	-150N	-2	00			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units	Conditions/Notes	
twc	Write cycle time	70	-	85	-	150	-	200	-	ns		
tcw	Chip enable to end of write	55	-	75	-	100	-	150	-	ns	(1)	
taw	Address valid to end of write	55	•	75	-	90	•	150	-	ns	(1)	
tas	Address setup time	0	-	0	-	0		0	-	ns	Measured from address valid to beginning of write. (2)	
twp	Write pulse width	55	-	65		90	-	130	-	ns	Measured from beginning of write to end of write. (1)	
tw <sub>R1</sub>	Write recovery time (write cycle 1)	5	-	5	_	5	-	5	-	ns	Measured from WE going high to end of write cycle. (3)	
twr2	Write recovery time (write cycle 2)	15	-	15	-	15	-	15	-	ns	Measured from CE going high to end of write cycle. (3)	
tow	Data valid to end of write	30	-	35	-	50	-	70	-	ns	Measured from first low-to-high transition of either $\overline{CE}$ or $\overline{WE}$ .	
tDH1	Data hold time (write cycle 1)	0	-	0	-	0	-	0		ns	Measured from WE going high to end of write cycle. (4)	
t <sub>DH2</sub>	Data hold time (write cycle 2)	10	-	10	-	0	-	o	-	ns	Measured from CE going high to end of write cycle. (4)	
twz	Write enabled to output in high Z	0	25	0	30	0	50	0	70	ns	I/O pins are in output state. (5)	
tow	Output active from end of write	5	-	5	-	5	-	5	-	ns	I/O pins are in output state. (5)	


#### Notes:

- 1. A write ends at the earlier transition of  $\overline{CE}$  going high and  $\overline{WE}$  going high.
- 2. A write occurs during the overlap of a low  $\overline{CE}$  and a low  $\overline{WE}$ . A write begins at the later transition of  $\overline{CE}$  going low and  $\overline{WE}$  going low.
- 3. Either twn1 or twn2 must be met.
- 4. Either tDH1 or tDH2 must be met.
- 5. If  $\overline{CE}$  goes low simultaneously with  $\overline{WE}$  going low or after  $\overline{WE}$  going low, the outputs remain in high-impedance state.

# Write Cycle No. 1 (WE-Controlled) 1,2,3



# Write Cycle No. 2 (CE-Controlled) 1,2,3,4,5



Notes:

- 1.  $\overline{CE}$  or  $\overline{WE}$  must be high during address transition.
- 2. Because I/O may be active  $(\overline{OE}\ low)$  during this period, data input signals of opposite polarity to the outputs must not be applied.
- 3. If  $\overline{OE}$  is high, the I/O pins remain in a state of high impedance.
- 4. Either twR1 or twR2 must be met.
- 5. Either tpH1 or tpH2 must be met.

Feb. 1994 C

## Power-Down/Power-Up Cycle (TA - TOPR)


Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
tpp	Vcc slew, 4.75 to 4.25 V	300	-	-	μs	
trs	Vcc slew, 4.25 to Vso	10		-	μв	
tpu	Vcc slew, Vso to Vppp (max.)	0		-	μе	
tcer	Chip enable recovery time	40	80	120	ms	Time during which SRAM is write-protected after VCC passes VPFD on power-up.
tor	Data-retention time in absence of V <sub>CC</sub>	10	-		years	$T_A = 25^{\circ}C.$ (2)
tDR-N	Data-retention time in absence of V <sub>CC</sub>	6	-	-	years	$T_A = 25$ °C (2); industrial temperature range (-N) only.
twpr	Write-protect time	40	100	150	μs	Delay after Vcc slews down past VPPD before SRAM is write- protected.

Notes:

- 1. Typical values indicate operation at TA = 25°C, Vcc = 5V.
- 2. Battery is disconnected from circuit until after Vcc is applied for the first time. tDR is the accumulated time in absence of power beginning when power is first applied to the device.

Caution: Negative undershoots below the absolute maximum rating of -0.3V in battery-backup mode may affect data integrity.

### Power-Down/Power-Up Timing



PD-8

8/9

Feb. 1994 C


### **Data Sheet Revision History**

Change No.	Page No.	Description
1	5-2, 5-3, 5-4, 5-6, 5-8, 5-9	Added industrial temperature range for bq4010YMA-85N and -150N.
2	5-1, 5-4, 5-6, 5-9	Added 70 ns speed grade for bq4010-70 and bq4010Y-70 and added industrial temperature range for bq4010YMA-70N.

Notes:

Change 1 = Sept 1991 B changes from Sept. 1990 A. Change 2 = Feb. 1994 C changes from Sept. 1991 B.

# **Ordering Information**



\*Note:

Only 10% supply ("Y") version is available in industrial temperature range; contact factory for speed grade availability.

Feb. 1994 C