

8-Input universal shift/storage register (3-State)**54F299****FEATURES**

- Common parallel I/O for reduced pin count
- Additional serial inputs and outputs for expansion
- Four operating modes; Shift left, shift right, load and store
- 3-State outputs for bus-oriented applications

DESCRIPTION

The 54F299 is an 8-bit universal shift/storage register with 3-State outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins.

Additional outputs are provided for flip-flops Q0 and Q7 to allow easy serial cascading. A separate active-Low Master Reset is used to reset the register.

The 54F299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by S0 and S1, as shown in the Function Table. All flip-flop outputs are brought out through 3-State buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q0

and Q7 are also brought out on other pins for expansion in serial shifting of longer words.





A Low signal on MR overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended set-up and hold times, relative to the rising edge of CP, are observed.

A High signal on either OE0 or OE1 disables the 3-State buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-State buffers are also disabled by High signals on both S0 and S1 in preparation for a parallel load operation.

ORDERING INFORMATION

| DESCRIPTION | ORDER CODE | PACKAGE DESIGNATOR* |
|---------------------|------------|---------------------|
| 20-Pin Ceramic DIP | 54F299/BRA | GDIP1-T20 |
| 20-Pin Flat Pack | 54F299/BSA | GDFP2-F20 |
| 20-Pin Ceramic LLCC | 54F299/B2A | CQCC2-N20 |

* MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

PIN CONFIGURATION**LOGIC SYMBOL****LLCC LEAD CONFIGURATION****LOGIC DIAGRAM**

8-Input universal shift/storage register (3-State)

54F299

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

| PINS | DESCRIPTION | 54F(U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|----------|---|-----------------------|--------------------------|
| CP | Clock pulse input (Active rising edge) | 1.0/1.0 | 20µA/0.6mA |
| DS0 | Serial data input for right shift | 1.0/1.0 | 20µA/0.6mA |
| DS7 | Serial data input for left shift | 1.0/1.0 | 20µA/0.6mA |
| S0, S1 | Mode select inputs | 1.0/2.0 | 20µA/0.6mA |
| MR | Asynchronous Master Reset input | 1.0/1.0 | 20µA/0.6mA |
| OE0, OE1 | Output Enable input (Active Low) | 1.0/1.0 | 20µA/0.6mA |
| I/On | Parallel data inputs or 3-State parallel outputs | 3.5/1.0 150/33 | 70µA/0.6mA 3.0mA/20mA |
| Q0, Q7 | Serial outputs | 50/33 | 1.0mA/20mA |

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20µA in the High State and 0.6mA in the Low state.

FUNCTION TABLE

| INPUTS | | | | | OPERATING MODE |
|--------|-----------------|----|----|----|--------------------------------------|
| MR | OE _n | S1 | S0 | CP | |
| L | L | X | X | X | Asynchronous Reset; Q0 - Q7 = Low |
| H | L | H | H | ↑ | Parallel load; I/On → Qn |
| H | L | L | H | ↑ | Shift right; DS0 → Q0, Q0 → Q1, etc. |
| H | L | H | L | ↑ | Shift left; DS7 → Q7, Q7 → Q6, etc. |
| H | L | L | L | X | Hold |
| X | H | X | X | X | Outputs Disabled |

H = High voltage level

L = Low voltage level

X = Don't care

↑ = Low-to-High clock transition

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

| SYMBOL | PARAMETER | RATING | UNIT |
|------------------|--|--------------------------|------|
| V _{CC} | Supply voltage range | -0.5 to +7.0 | V |
| V _I | Input voltage range | -0.5 to +7.0 | V |
| I _I | Input current range | -30 to +5 | mA |
| V _O | Voltage applied to output in High output state range | -0.5 to +V _{CC} | V |
| I _O | Current applied to output in Low output state | Q0 - Q7 | mA |
| | | I/On | mA |
| T _{STG} | Storage temperature range | -65 to +150 | °C |

8-Input universal shift/storage register (3-State)

54F299

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS | | | UNIT |
|-----------|--------------------------------------|--------|-----|------|------|
| | | MIN | NOM | MAX | |
| V_{CC} | Supply voltage | 4.5 | 5.0 | 5.5 | V |
| V_{IH} | High-level input voltage | 2.0 | | | V |
| V_{IL} | Low-level input voltage | | | 0.8 | V |
| I_{IK} | Input clamp current | | | -18 | mA |
| I_{OH} | High-level output current | Q0, Q7 | | -1 | mA |
| | | I/On | | -3 | mA |
| I_{OL} | Low-level output current | Q0, Q7 | | 28 | mA |
| | | I/On | | 20 | mA |
| T_{amb} | Operating free-air temperature range | -55 | | +125 | °C |

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

| SYMBOL | PARAMETER | TEST CONDITIONS ¹ | | LIMITS | | | UNIT | |
|--------------------|---|---|---|------------------------|-------|------|---------------|----|
| | | MIN | TYP ² | MAX | | | | |
| V_{OH} | High-level output voltage | Q0, Q7 | $V_{CC} = \text{MIN}$, $V_{IL} = \text{MAX}$ | $I_{OH} = -1\text{mA}$ | 2.5 | | V | |
| | | I/On | $V_{IH} = \text{MIN}$ | $I_{OH} = -3\text{mA}$ | 2.4 | | V | |
| | | | | $I_{OH} = -1\text{mA}$ | 2.5 | 3.4 | V | |
| V_{OL} | Low-level output voltage | $V_{CC} = \text{MIN}$, $V_{IL} = \text{MAX}$, $I_{OL} = \text{MAX}$. $V_{IH} = \text{MIN}$ | | | .35 | .50 | V | |
| V_{IK} | Input clamp voltage | $V_{CC} = \text{MIN}$, $I_I = I_{IK}$ | | | -0.73 | -1.2 | V | |
| I_{IH2} | Input current at maximum input voltage | others | $V_{CC} = 0\text{V}$, $V_I = 7.0\text{V}$ | | | 100 | μA | |
| | | I/On | $V_{CC} = \text{MAX}$, $V_I = 5.5\text{V}$ | | | 1.0 | mA | |
| I_{IH1} | High-level input current | $V_{CC} = \text{MAX}$, $V_I = 2.7\text{V}$ | | | 1 | 20 | μA | |
| I_{IL} | Low-level input current | S0, S1 | $V_{CC} = \text{MAX}$, $V_I = 0.5\text{V}$ | | | -1.2 | mA | |
| | | others | | | | -0.4 | -0.6 | mA |
| $I_{OZH} + I_{IH}$ | Off-state output current High-level voltage applied | I/On only | $V_{CC} = \text{MAX}$, $V_I = 2.7\text{V}$ | | | 70 | μA | |
| $I_{OZL} + I_{IL}$ | Off-state output current Low-level voltage applied | I/On only | $V_{CC} = \text{MAX}$, $V_I = 0.5\text{V}$ | | | -0.6 | mA | |
| I_{os} | Short-circuit output current ³ | $V_{CC} = \text{MAX}$, $V_O = 0.0\text{V}$ | | | -60 | -150 | mA | |
| I_{CC} | Supply current (total) | I_{CCH} | $V_{CC} = \text{MAX}$ | | | 50 | 85 | mA |
| | | I_{CCL} | | | | 64 | 85 | mA |
| | | I_{CCZ} | | | | 60 | 85 | mA |

8-Input universal shift/storage register (3-State)

54F299

AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS | | | | | UNIT | |
|------------------------|---------------------------------------|--------------------------|---|------------|-------------|--|--------------|----------|--|
| | | | $T_{amb} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF, R_L = 500\Omega$ | | | $T_{amb} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V \pm 10\%$ $C_L = 50pF, R_L = 500\Omega$ | | | |
| | | | MIN | TYP | MAX | MIN | MAX | | |
| f_{MAX} | Maximum clock frequency | Waveform 1 | 85 | 115 | | 85 ⁴ | | MHz | |
| t_{PLH} t_{PHL} | Propagation delay CP to Q0 or Q7 | Waveform 1 | 3.5 4.5 | 5.0 6.0 | 7.0 8.0 | 3.5 4.5 | 9.0 9.5 | ns ns | |
| t_{PLH} t_{PHL} | Propagation delay CP to I/On | Waveform 1 | 4.0 5.0 | 6.0 6.5 | 9.0 9.0 | 4.0 5.0 | 11.0 11.5 | ns ns | |
| t_{PHL} | Propagation delay MR to Q0 or Q7 | Waveform 2 | 5.5 | 7.5 | 9.5 | 5.5 | 11.5 | ns | |
| t_{PHL} | Propagation delay MR to I/On | Waveform 2 | 5.5 | 7.5 | 10.0 | 5.5 | 11.5 | ns | |
| t_{PZH} t_{PZL} | Output Enable time Sn, OE to I/On | Waveform 4 Waveform 5 | 3.5 4.0 | 6.0 7.5 | 8.0 10.0 | 3.5 4.0 | 10.0 12.0 | ns ns | |
| t_{PHZ} t_{PLZ} | Output Disable time Sn, OE to I/On | Waveform 4 Waveform 5 | 2.5 1.5 | 4.5 2.5 | 7.0 5.5 | 2.5 1.5 | 9.0 7.5 | ns ns | |

AC SETUP REQUIREMENTS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS | | | | | UNIT | |
|----------------------|--|-----------------|---|-----|-----|--|-----|----------|--|
| | | | $T_{amb} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF, R_L = 500\Omega$ | | | $T_{amb} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V \pm 10\%$ $C_L = 50pF, R_L = 500\Omega$ | | | |
| | | | MIN | TYP | MAX | MIN | MAX | | |
| $t_S(H)$ $t_S(L)$ | Setup time, High or Low S0 or S1 to CP | Waveform 3 | 7.0 5.0 | | | 8.5 7.0 | | ns ns | |
| $t_H(H)$ $t_H(L)$ | Hold time, High or Low S0 or S1 to CP | Waveform 3 | 0 0 | | | 0 0 | | ns ns | |
| $t_S(H)$ $t_S(L)$ | Set-up time, High or Low I/On, DS0 or DS1 to CP | Waveform 3 | 3.0 3.0 | | | 3.0 4.5 | | ns ns | |
| $t_H(H)$ $t_H(L)$ | Hold time, High or Low I/On, DS0, or DS1 to CP | Waveform 3 | 0 0 | | | 1.5 1.5 | | ns ns | |
| t_w^5 | CP Pulse width | Waveform 1 | 4.0 | | | 4.0 | | ns | |
| $t_w(L)^5$ | MR Pulse width, Low | Waveform 2 | 4.0 | | | 4.0 | | ns | |
| t_{rec} | Recovery time, MR to CP | Waveform 2 | 4.0 | | | 4.0 | | ns | |






NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under the recommended operating conditions for the applicable type and function table for operating mode.
- All typical values are at $V_{CC} = 5V$, $T_{amb} = 25^{\circ}C$.
- Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- Guaranteed and not tested parameter.
- Pulse widths are guaranteed to 4.0ns, but are tested only to 7.0ns.

8-Input universal shift/storage register (3-State)

54F299

AC WAVEFORMS




NOTE: VM = 1.5V


8-Input universal shift/storage register (3-State)

54F299

TEST CIRCUIT AND WAVEFORM



Test Circuit for 3-State Outputs and Open Collector Outputs



Input Pulse Definitions

SWITCH POSITION

| TEST | SWITCH |
|--------------------|--------|
| t _{PZL} , | closed |
| t _{PZL} | closed |
| All other | open |

| INPUT PULSE CHARACTERISTICS | | | | |
|-----------------------------|-----------|-------------|------------------|------------------|
| Family | Rep. Rate | Pulse Width | t _{TLH} | t _{THL} |
| 54F | 1MHz | 500ns | ≤2.5ns | ≤2.5ns |

DEFINITIONS:

 R_L = Load Resistor; see AC Characteristics for value. C_L = Load capacitance includes jig and probe capacitance; see AC Characteristics for value. R_T = Termination resistance should be equal to Z_{OUT} of pulse generators. V_X = Unclocked pins must be held at: $\leq 0.8V$; $\geq 2.7V$ or open per Function Table.