

Document Title

1Mx16 bit Uni-Transistor Random Access Memory

Revision History

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial Draft	October 17, 2002	Advanced

---

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.

---



# K1S1616B1M

## 1M x 16 bit Uni-Transistor CMOS RAM

### FEATURES

- Process Technology: CMOS
- Organization: 1M x16 bit
- Power Supply Voltage: 1.7V~2.2V
- Three State Outputs
- Compatible with Low Power SRAM
- Dual Chip selection support
- Package Type: 48-TBGA-6.00x7.00


### GENERAL DESCRIPTION

The K1S1616B1M is fabricated by SAMSUNG's advanced CMOS technology using one transistor memory cell. The device supports Industrial temperature range and 48 ball Chip Scale Package for user flexibility of system design. The device also supports dual chip selection for user interface.

### PRODUCT FAMILY


Product Family	Operating Temp.	Vcc Range	Speed	Power Dissipation		PKG Type
				Standby (I <sub>SB1</sub> , Max.)	Operating (I <sub>CC2</sub> , Max.)	
K1S1616B1M-I	Industrial(-40~85°C)	1.7V~2.2V	70/85ns	60µA	25mA	48-TBGA-6.00x7.00

### PIN DESCRIPTION



48-TBGA: Top View(Ball Down)

### FUNCTIONAL BLOCK DIAGRAM



Name	Function	Name	Function
$\overline{\text{CS1}}, \overline{\text{CS2}}$	Chip Select Inputs	Vcc	Power
$\overline{\text{OE}}$	Output Enable Input	Vss	Ground
$\overline{\text{WE}}$	Write Enable Input	$\overline{\text{UB}}$	Upper Byte(I/O9~16)
A0~A19	Address Inputs	$\overline{\text{LB}}$	Lower Byte(I/O1~8)
I/O1~I/O16	Data Inputs/Outputs	DNU	Do Not Use <sup>1)</sup>

1) Reserved for future use.

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

## PRODUCT LIST

Industrial Temperature Products(-40~85°C)	
Part Name	Function
K1S1616B1M-EI70	48-TBGA-6.00x7.00, 70ns
K1S1616B1M-EI85	48-TBGA-6.00x7.00, 85ns

## POWER UP SEQUENCE

1. Apply power.
2. Maintain stable power( $V_{CC}$  min.=1.7V) for a minimum 200 $\mu$ s with  $\overline{CS1}$ =high.or  $CS2$ =low.
3. Issue read operation at least twice.

## FUNCTIONAL DESCRIPTION

$\overline{CS1}$	$CS2$	$\overline{OE}$	$\overline{WE}$	$\overline{LB}$	$\overline{UB}$	I/O <sub>1-8</sub>	I/O <sub>9-16</sub>	Mode	Power
H	X <sup>1)</sup>	High-Z	High-Z	Deselected	Standby				
X <sup>1)</sup>	L	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	Deselected	Standby
X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	H	H	High-Z	High-Z	Deselected	Standby
L	H	H	H	L	X <sup>1)</sup>	High-Z	High-Z	Output Disabled	Active
L	H	H	H	X <sup>1)</sup>	L	High-Z	High-Z	Output Disabled	Active
L	H	L	H	L	H	Dout	High-Z	Lower Byte Read	Active
L	H	L	H	H	L	High-Z	Dout	Upper Byte Read	Active
L	H	L	H	L	L	Dout	Dout	Word Read	Active
L	H	X <sup>1)</sup>	L	L	H	Din	High-Z	Lower Byte Write	Active
L	H	X <sup>1)</sup>	L	H	L	High-Z	Din	Upper Byte Write	Active
L	H	X <sup>1)</sup>	L	L	L	Din	Din	Word Write	Active

1. X means don't care.(Must be low or high state)

## ABSOLUTE MAXIMUM RATINGS<sup>1)</sup>

Item	Symbol	Ratings	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.2 to V <sub>CC</sub> +0.3V	V
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.2 to 2.5V	V
Power Dissipation	P <sub>D</sub>	1.0	W
Storage temperature	T <sub>STG</sub>	-65 to 150	°C
Operating Temperature	T <sub>A</sub>	-40 to 85	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions longer than 1 second may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS<sup>1)</sup>

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	1.7V	1.8V	2.2V	V
Ground	V <sub>SS</sub>	0	0	0	V
Input high voltage	V <sub>IH</sub>	1.4	-	V <sub>CC</sub> +0.2 <sup>2)</sup>	V
Input low voltage	V <sub>IL</sub>	-0.2 <sup>3)</sup>	-	0.4	V

1. T<sub>A</sub>=-40 to 85°C, otherwise specified.
2. Overshoot: V<sub>CC</sub>+1.0V in case of pulse width ≤20ns.
3. Undershoot: -1.0V in case of pulse width ≤20ns.
4. Overshoot and undershoot are sampled, not 100% tested.

## CAPACITANCE<sup>1)</sup>(f=1MHz, T<sub>A</sub>=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	8	pF
Input/Output capacitance	C <sub>IO</sub>	V <sub>IO</sub> =0V	-	10	pF

1. Capacitance is sampled, not 100% tested.


## DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Typ	Max	Unit
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-1	-	1	μA
Output leakage current	I <sub>LO</sub>	$\overline{CS1}=V_{IH}$ or $CS2=V_{IL}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ or $\overline{LB}=\overline{UB}=V_{IH}$ , V <sub>IO</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-1	-	1	μA
Average operating current	I <sub>CC1</sub>	Cycle time=1μs, 100% duty, I <sub>IO</sub> =0mA, $\overline{CS1} \leq 0.2V$ , $\overline{LB} \leq 0.2V$ or/and $\overline{UB} \leq 0.2V$ , $CS2 \geq V_{CC}-0.2V$ , V <sub>IN</sub> ≤0.2V or V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V	-	-	5	mA
	I <sub>CC2</sub>	Cycle time=Min, I <sub>IO</sub> =0mA, 100% duty, $\overline{CS1}=V_{IL}$ , $CS2=V_{IH}$ $\overline{LB}=V_{IL}$ or/and $\overline{UB}=V_{IL}$ , V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	-	-	25	mA
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 0.1mA	-	-	0.2	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -0.1mA	1.4	-	-	V
Standby Current(CMOS)	I <sub>SB1</sub>	Other inputs=0~V <sub>CC</sub> 1) $\overline{CS1} \geq V_{CC}-0.2V$ , $CS2 \geq V_{CC}-0.2V$ ( $\overline{CS1}$ controlled) or 2) $0V \leq CS2 \leq 0.2V$ ( $CS2$ controlled)	-	-	60	μA

## AC OPERATING CONDITIONS

### TEST CONDITIONS (Test Load and Test Input/Output Reference)

Input pulse level: 0.2 to  $V_{CC}-0.2V$   
 Input rising and falling time: 5ns  
 Input and output reference voltage:  $0.5 \times V_{CC}$   
 Output load (See right):  $C_L=50pF$



1. Including scope and jig capacitance


## AC CHARACTERISTICS ( $V_{CC}=1.7\sim 2.2V$ , $T_A=-40$ to $85^\circ C$ )

Parameter List		Symbol	Speed Bins				Units
			70ns		85ns		
			Min	Max	Min	Max	
Read	Read Cycle Time	t <sub>RC</sub>	70	-	85	-	ns
	Address Access Time	t <sub>AA</sub>	-	70	-	85	ns
	Chip Select to Output	t <sub>CO</sub>	-	70	-	85	ns
	Output Enable to Valid Output	t <sub>OE</sub>	-	35	-	40	ns
	$\overline{UB}$ , $\overline{LB}$ Access Time	t <sub>BA</sub>	-	70	-	85	ns
	Chip Select to Low-Z Output	t <sub>LZ</sub>	10	-	10	-	ns
	$\overline{UB}$ , $\overline{LB}$ Enable to Low-Z Output	t <sub>BLZ</sub>	10	-	10	-	ns
	Output Enable to Low-Z Output	t <sub>OLZ</sub>	5	-	5	-	ns
	Chip Disable to High-Z Output	t <sub>HZ</sub>	0	25	0	25	ns
	$\overline{UB}$ , $\overline{LB}$ Disable to High-Z Output	t <sub>BHZ</sub>	0	25	0	25	ns
	Output Disable to High-Z Output	t <sub>OHZ</sub>	0	25	0	25	ns
Output Hold from Address Change	t <sub>OH</sub>	5	-	5	-	ns	
Write	Write Cycle Time	t <sub>WC</sub>	70	-	85	-	ns
	Chip Select to End of Write	t <sub>CW</sub>	60	-	70	-	ns
	Address Set-up Time	t <sub>AS</sub>	0	-	0	-	ns
	Address Valid to End of Write	t <sub>AW</sub>	60	-	70	-	ns
	$\overline{UB}$ , $\overline{LB}$ Valid to End of Write	t <sub>BW</sub>	60	-	70	-	ns
	Write Pulse Width	t <sub>WP</sub>	55 <sup>1)</sup>	-	60 <sup>1)</sup>	-	ns
	Write Recovery Time	t <sub>WR</sub>	0	-	0	-	ns
	Write to Output High-Z	t <sub>WHZ</sub>	0	25	0	25	ns
	Data to Write Time Overlap	t <sub>DW</sub>	30	-	35	-	ns
	Data Hold from Write Time	t <sub>DH</sub>	0	-	0	-	ns
End Write to Output Low-Z	t <sub>OW</sub>	5	-	5	-	ns	


1. t<sub>WP</sub>(min)=70ns for continuous write operation over 50 times.(Only in case of  $\overline{WE}$  controlled write operation)




TIMING WAVEFORM OF WRITE CYCLE(1) ( $\overline{WE}$  Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) ( $\overline{CS1}$  Controlled)



**TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)**




**TIMING WAVEFORM OF WRITE CYCLE(4) ( $\overline{UB}$ ,  $\overline{LB}$  Controlled)**



**NOTES (WRITE CYCLE)**

1. A write occurs during the overlap( $t_{WP}$ ) of low  $\overline{CS1}$  and low  $\overline{WE}$ . A write begins when  $\overline{CS1}$  goes low and  $\overline{WE}$  goes low with asserting  $\overline{UB}$  or  $\overline{LB}$  for single byte operation or simultaneously asserting  $\overline{UB}$  and  $\overline{LB}$  for double byte operation. A write ends at the earliest transition when  $\overline{CS1}$  goes high and  $\overline{WE}$  goes high. The  $t_{WP}$  is measured from the beginning of write to the end of write.
2.  $t_{CW}$  is measured from the  $\overline{CS1}$  going low to the end of write.
3.  $t_{AS}$  is measured from the address valid to the beginning of write.
4.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  is applied in case a write ends with  $\overline{CS1}$  or  $\overline{WE}$  going high.


**TIMING WAVEFORM OF POWER UP(1) ( $\overline{CS1}$  controlled)**



**POWER UP(1)**

1. After Vcc reaches Vcc(Min.) following power application, wait 200µs with  $\overline{CS1}$  high and then toggle  $\overline{CS1}$  low and commit Read Operation at least twice. Then you get into the normal operation.
2. Read operation should be executed after toggling CS1 pin low.
3. The read operation must satisfy the specified TRC.


**TIMING WAVEFORM OF POWER UP(2) (CS2 controlled)**



**POWER UP(2)**

1. After Vcc reaches Vcc(Min.) following power application, wait 200µs with CS2 high and then toggle CS2 low and commit Read Operation at least twice. Then you get into the normal operation.
2. Read operation should be executed after toggling CS2 pin low.
3. The read operation must satisfy the specified TRC.


**TIMING WAVEFORM OF POWER UP(3) ( $\overline{CS1}$  controlled)**



**POWER UP(3)**

1. After Vcc reaches Vcc(Min.) following power application, wait 200µs and wait another 300µs with  $\overline{CS1}$  high if you dont want to commit dummy read cycle. After total 500µs wait, toggle  $\overline{CS1}$  low, then you get into the normal mode.

**TIMING WAVEFORM OF POWER UP(4) (CS2 controlled)**




**POWER UP(4)**

1. After Vcc reaches Vcc(Min.) following power application, wait 200µs and wait another 300µs with CS2 low if you dont want to commit dummy read cycle. After total 500µs wait, toggle CS2 high, then you get into the normal mode.

## PACKAGE DIMENSION

Unit: millimeters

48 TAPE BALL GRID ARRAY(0.75mm ball pitch)



	Min	Typ	Max
A	-	0.75	-
B	5.90	6.00	6.10
B1	-	3.75	-
C	6.90	7.00	7.10
C1	-	5.25	-
D	0.40	0.45	0.50
E	-	0.90	1.00
E1	-	0.55	-
E2	0.30	0.35	0.40
Y	-	-	0.08

### Notes.

1. Bump counts: 48(8 row x 6 column)
2. Bump pitch : (x,y)=(0.75 x 0.75)(typ.)
3. All tolerance are  $\pm 0.050$  unless specified beside figures.
4. Typ : Typical
5. Y is coplanarity: 0.08(Max)