HARRIS

IRFP9240R/P9241R IRFP9242R/P9243R

Avalanche Energy Rated P-Channel Power MOSFETs

August 1991

T-39-23

Features

- -10A and -12A, -200V and -150V
- $r_{DS(ON)}$ = 0.50Ω and 0.7Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFP9240R, IRFP9241R, IRFP9242R and IRFP9243R are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFP types are supplied in the JEDEC TO-247 plastic package.

Package

TO-247
TOP VIEW



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = 25°C) Unless Otherwise Specified

	IRFP9240R	IRFP9241R	IRFP9242R	IRFP9243R	UNITS
Drain-Source Voltage (1) ..... V_{DS}	-200	-150	-200	-150	V
Drain-Gate Voltage (R_{GS} = 20kΩ) (1) ..... V_{DGR}	-200	-150	-200	-150	V
Continuous Drain Current					
T_C = 25°C ..... I_D	-12	-12	-10	-10	A
T_C = 100°C ..... I_D	-7.5	-7.5	-6.3	-6.3	A
Pulsed Drain Current (3) ..... I_{DM}	-48	-48	-40	-40	A
Gate-Source Voltage ..... V_{GS}	±20	±20	±20	±20	V
Maximum Power Dissipation ..... P_D (See Figure 14)	150	150	150	150	W
Linear Derating Factor ..... (See Figure 14)	1.2	1.2	1.2	1.2	W/°C
Single Pulse Avalanche Energy Rating (4) ..... E_{as}	790	790	790	790	mJ
Operating and Storage Junction Temperature Range ..... T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	°C
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s) ..... T_L	300	300	300	300	°C

NOTES:

1. T_J = +25°C to +150°C
2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4. V_{DD} = 50V, Start T_J = +25°C, L = 8.2mH, R_G = 50Ω, Peak I_L = 12A (See Figures 15 and 16)

CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed.

File Number 2294

Specifications IRFP9240R, IRFP9241R, IRFP9242R, IRFP9243R

Electrical Characteristics T_C = +25°C, Unless Otherwise Specified

T-39-23

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS MIN	LIMITS TYP	LIMITS MAX	UNITS
Drain-Source Breakdown Voltage IRFP9240R, IRFP9242R	BV_{DSS}	V_{GS} = 0V, I_D = -250µA	-200	-	-	V
IRFP9241R, IRFP9243R			-150	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	V_{DS} = V_{GS}, I_D = -250µA	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I_{GSS}	V_{GS} = 20V	-	-	100	nA
Gate-Source Leakage Reverse	I_{GSS}	V_{GS} = -20V	-	-	-100	nA
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS} = Max Rating, V_{GS} = 0V	-	-	-250	µA
		V_{DS} = Max Rating x 0.8, V_{GS} = 0V, T_J = +125°C	-	-	-1000	µA
On-State Drain Current (Note 2) IRFP9240R, IRFP9241R	$I_{D(ON)}$	V_{DS} > $I_{D(ON)}$ x $r_{DS(ON)}$ Max, V_{GS} = -10V	-12	-	-	A
IRFP9242R, IRFP9243R			-10	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFP9240R, IRFP9241R	$r_{DS(ON)}$	V_{GS} = -10V, I_D = -6.3A	-	0.38	0.50	Ω
IRFP9242R, IRFP9243R			-	0.50	0.70	Ω
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} \leq$ -50V, I_D = -6.3A	3.8	5.7	-	S(℧)
Input Capacitance	C_{ISS}	V_{GS} = 0V, V_{DS} = -25V, f = 1.0MHz See Figure 10	-	1400	-	pF
Output Capacitance	C_{OSS}		-	350	-	pF
Reverse Transfer Capacitance	C_{RSS}		-	140	-	pF
Turn-On Delay Time	$t_{d(ON)}$	V_{DD} = -100V, I_D = -12A, R_G = 9.1Ω See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	18	22	ns
Rise Time	t_r		-	45	68	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	75	90	ns
Fall Time	t_f		-	29	44	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g	V_{GS} = -10V, I_D = -12A, V_{DS} = 0.8 Max Rating. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	38	57	nC
Gate-Source Charge	Q_{gs}		-	8.0	-	nC
Gate-Drain ("Miller") Charge	Q_{gd}		-	21	-	nC
Internal Drain Inductance	L_D	Measured between contact screw on header that is closer to source & gate pins & center of die. Modified MOSFET symbol showing the internal device inductances.	-	5.0	-	nH
Internal Source Inductance	L_S	Measured from the source pin, 6mm (0.25") from header & source bonding pad.	-	12.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	0.83	°C/W
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.1	-	°C/W
Junction-to-Ambient	$R_{\theta JA}$	Free Air Operation	-	-	30	°C/W

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-12	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	-48	A
Diode Forward Voltage (Note 2)	V_{SD}	T_J = +25°C, I_S = -12A, V_{GS} = 0V	-	-	-1.5	V
Reverse Recovery Time	t_{rr}	T_J = +25°C, I_F = -11A, dI_F/dt = 100A/µs	-	210	-	ns
Reverse Recovered Charge	Q_{RR}		-	2.0	-	µC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L_S + L_D.	-	-	-	-

NOTES: 1. T_J = +25°C to +150°C
2. Pulse Test: Pulse width ≤ 300µs, Duty Cycle ≤ 2%
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4. V_{DD} = 50V, Start T_J = +25°C, L = 8.2mHµ, R_G = 50Ω, Peak I_L = 12A (See Figures 15 and 16)



Fig. 1 - Typical output characteristics.



Fig. 2 - Typical transfer characteristics.



Fig. 3 - Typical saturation characteristics.



Fig. 4 - Maximum safe operating area.



Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.



Fig. 6 - Typical transconductance vs. drain current.



Fig. 7 - Typical source-drain diode forward voltage.



Fig. 8 - Breakdown voltage vs. temperature.



Fig. 9 - Normalized on-resistance vs. temperature.



Fig. 10 - Typical capacitance vs. drain-to-source voltage.



Fig. 11 - Typical gate charge vs. gate-to-source voltage.



Fig. 12 - Typical on-resistance vs. drain current.



Fig. 13 - Maximum drain current vs. case temperature.



Fig. 14 - Power vs. temperature derating curve.



Fig. 15 - Unclamped inductive test circuit.



Fig. 16 - Unclamped inductive waveforms.



Fig. 17 - Switching time test circuit.



Fig. 18 - Gate charge test circuit.