

FQD5N60C / FQU5N60C

600V N-Channel MOSFET

General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.


This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.

Features

- 2.8A, 600V, $R_{DS(on)}$ = 2.5 Ω @V_{GS} = 10 V Low gate charge (typical 15 nC)
- Low Crss (typical 6.5 pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability







Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter	Parameter		Units
V _{DSS}	Drain-Source Voltage		600	V
I _D	Drain Current - Continuous (T _C = 25	°C)	2.8	Α
	- Continuous (T _C = 10	0°C)	1.8	Α
I _{DM}	Drain Current - Pulsed	(Note 1)	11.2	Α
V _{GSS}	Gate-Source Voltage		± 30	V
E _{AS}	Single Pulsed Avalanche Energy (Note 2)		210	mJ
I _{AR}	Avalanche Current	(Note 1)	2.8	Α
E _{AR}	Repetitive Avalanche Energy	(Note 1)	4.9	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)		4.5	V/ns
	Power Dissipation (T _A = 25°C)*		2.5	W
P_{D}	Power Dissipation (T _C = 25°C)		49	W
	- Derate above 25°C		0.39	W/°C
T_J , T_{STG}	Operating and Storage Temperature Range		-55 to +150	°C
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	-	2.56	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient*	-	50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	-	110	°C/W

Symbol	Parameter	Parameter Test Conditions		Тур	Max	Units
Off Cha	aracteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	600			V
ΔBV_{DSS}	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C		0.6		V/°C
I _{DSS}		V _{DS} = 600 V, V _{GS} = 0 V			1	μА
	Zero Gate Voltage Drain Current	V _{DS} = 480 V, T _C = 125°C			10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Cha	racteristics					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	2.0		4.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 1.4 A		2.0	2.5	Ω
9 _{FS}	Forward Transconductance	V _{DS} = 40 V, I _D = 1.4 A (Note 4)		4.7		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$		515 55 6.5	670 72 8.5	pF pF
	,			6.5	8.5	pr
	ing Characteristics	T				
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 300 \text{ V}, I_D = 4.5 \text{A},$		10	30	ns
t _r	Turn-On Rise Time	$R_G = 25 \Omega$		42	90	ns
t _{d(off)}	Turn-Off Delay Time	(Note 4, 5)		38	85	ns
t _f	Turn-Off Fall Time	` ' '		46	100	ns
Q _g	Total Gate Charge	$V_{DS} = 480 \text{ V}, I_{D} = 4.5 \text{A},$		15	19	nC
Q _{gs}	Gate-Source Charge	V _{GS} = 10 V		2.5		nC
Q _{gd}	Gate-Drain Charge	(Note 4, 5)		6.6		nC
Drain-S	Source Diode Characteristics a	nd Maximum Ratings				
I _S	Maximum Continuous Drain-Source Did	ode Forward Current			2.8	Α
I _{SM}	Maximum Pulsed Drain-Source Diode F	Forward Current			11.2	Α
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 2.8 \text{ A}$			1.4	V
t _{rr}	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_S = 4.5 \text{ A},$		300		ns
Q _{rr}	Reverse Recovery Charge	$dI_F / dt = 100 A/\mu s$ (Note 4)		2.2		μС

Notes:
1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 18.9mH, I_{AS} = 4.5 A, V_{DD} = 50V, R_{G} = 25 Ω, Starting T_{J} = 25°C 3. I_{SD} ≤ 4.5A, dj/dt ≤ 200A/μs, V_{DD} ≤ BV_{DSS}, Starting T_{J} = 25°C 4. Pulse Test : Pulse width ≤ 300μs, Duty cycle ≤ 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

©2003 Fairchild Semiconductor Corporation

Typical Characteristics (Continued)





Figure 7. Breakdown Voltage Variation vs Temperature

Figure 8. On-Resistance Variation vs Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs Case Temperature






Figure 11. Transient Thermal Response Curve

©2003 Fairchild Semiconductor Corporation Rev. A, October 2003


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms









Body Diode Reverse Current







TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FACT Quiet Series™	LittleFET™	Power247™	SuperSOT™-6
ActiveArray™	FAST [®]	MICROCOUPLER™	PowerTrench [®]	SuperSOT™-8
Bottomless™	FASTr™	MicroFET™	QFET [®]	SyncFET™
CoolFET™	FRFET™	MicroPak™	QS^{TM}	TinyLogic [®]
CROSSVOLT™	GlobalOptoisolator™	MICROWIRE™	QT Optoelectronics™	TINYOPTO™
DOME™	GTO™	MSX™	Quiet Series™	TruTranslation™
EcoSPARK™	HiSeC™	MSXPro™	RapidConfigure™	UHC™
E ² CMOS TM	I^2C^{TM}	OCX^{TM}	RapidConnect™	UltraFET [®]
EnSigna™	ImpliedDisconnect™	OCXPro™	SILENT SWITCHER®	VCX TM
FACT™	ISOPLANAR™	OPTOLOGIC [®]	SMART START™	
Across the board	. Around the world.™	OPTOPLANAR™	SPM™	
The Power Franc	hise™	PACMAN™	Stealth™	
Programmable A	ctive Droop™	POP™	SuperSOT™-3	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2003 Fairchild Semiconductor Corporation Rev. I5

Search:

Go

Home >> Find products >>

FQD5N60C

600V N-Channel Advance QFET C-Series

Contents

General description

Qualification Support

- Features
- Product status/pricing/packaging
- Order Samples

General description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.

BUY

Datasheet Download this datasheet



e-mail this datasheet



This page Print version

Related Links

Request samples

How to order products

Product Change Notices (PCNs)

Support

Sales support

Quality and reliability

Design center

back to top

Features

- 2.8A, 600V, $R_{DS(on)} = 2.5\Omega @V_{GS} = 10 \text{ V}$
- Low gate charge (typical 15 nC)
- Low Crss (typical 6.5 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

back to top

Product status/pricing/packaging



	Product	Product status	Pb-free Status	Pricing*	Package type	Leads	Packing method	Package Marking Convention**
ı								

FQD5N60CTF	Full Production	Full Production	\$0.78	TO-252(DPAK)	2	TAPE REEL	Line 1: \$Y (Fairchild logo) & Z (Asm. Plant Code) & 4 (4-Digit Date Code)
FQD5N60CTM	Full Production	Full Production	\$0.78	TO-252(DPAK)	2	TADE DEEL	Line 1: \$Y (Fairchild logo) & Z (Asm. Plant Code) &E& 3 (3-Digit Date Code) Line 2: FQD Line 3: 5N60C

^{*} Fairchild 1,000 piece Budgetary Pricing

** A sample button will appear if the part is available through Fairchild's on-line samples program. If there is no sample button, please contact a Fairchild distributor to obtain samples



Indicates product with Pb-free second-level interconnect. For more information click here.

Package marking information for product FQD5N60C is available. Click here for more information .

back to top

Qualification Support

Click on a product for detailed qualification data

Product
FQD5N60CTF
FQD5N60CTM

back to top

© 2007 Fairchild Semiconductor



Products | Design Center | Support | Company News | Investors | My Fairchild | Contact Us | Site Index | Privacy Policy | Site Terms & Conditions | Standard Terms & Conditions |