

**MOSEL VITELIC****V53C316580000  
3.3 VOLT 8M X 8 FAST PAGE MODE  
CMOS DYNAMIC RAM**

V53C316580000	40	50	60
Max. RAS Access Time, ( $t_{RAC}$ )	40 ns	50 ns	60 ns
Max. Column Address Access Time, ( $t_{CAA}$ )	20 ns	25 ns	30 ns
Min. Fast Page Mode Cycle Time, ( $t_{PC}$ )	30 ns	35 ns	40 ns
Min. Read/Write Cycle Time, ( $t_{RC}$ )	75 ns	90 ns	110 ns

- 8M x 8-bit organization
- Fast Page Mode for a sustained data rate of 33 MHz
- RAS access time: 40, 50, 60 ns
- Low power dissipation
- Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS Refresh, Hidden Refresh
- Self Refresh (L-version only)
- Refresh Interval: 4096 cycles/64 ms
- Available in 32-pin 400 mil SOJ, and 32-pin 400 mil TSOP-II
- Single +3.3 V  $\pm$ 0.3 V Power Supply
- TTL Interface

**Description**


The V53C316580000 is a 8,388,608 x 8 bit high-performance CMOS dynamic random access memory. The V53C316580000 offers Page mode operation. The V53C316580000 has an asymmetric address, 12-bit row and 11-bit column.

All inputs are TTL compatible. Fast Page Mode operation allows random access up to 2048 x 8 bits, within a page, with cycle times as short as 30 ns.


These features make the V53C316580000 ideally suited for a wide variety of high performance computer systems and peripheral applications.

**Device Usage Chart**

Operating Temperature Range	Package Outline		Access Time (ns)			Power		Temperature Mark
	K	T	40	50	60	Std.	L	
0°C to 70 °C	•	•	•	•	•	•	•	Blank



**32 Pin Plastic SOJ /TSOP-II  
PIN CONFIGURATION  
Top View**



6440500 02

Description	Pkg.	Pin Count
SOJ	K	32
TSOP-II	T	32

**Pin Names**

A <sub>0</sub> -A <sub>11</sub>	Row, Column Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
OE	Output Enable
I/O <sub>1</sub> -I/O <sub>8</sub>	Data Input, Output
V <sub>CC</sub>	+3.3V Supply
V <sub>SS</sub>	0V Supply
NC	No Connect

**Absolute Maximum Ratings\***

Operating temperature range .....0 to 70 °C  
 Storage temperature range ..... -55 to 150 °C  
 Soldering temperature .....260 °C  
 Soldering time .....10 s  
 Input/output voltage .... -0.5 to min (V<sub>CC</sub>+0.5, 4.6) V  
 Power supply voltage .....-0.5V to 4.6 V  
 Power dissipation ..... 1.0 W  
 Data out current (short circuit) ..... 50 mA

\*Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.


**Capacitance\***

T<sub>A</sub> = 25°C, V<sub>CC</sub> = 3.3 V ± 0.3 V, V<sub>SS</sub> = 0 V, f = 1 Mhz

Symbol	Parameter	Min.	Max.	Unit
C <sub>IN1</sub>	Address Input	—	5	pF
C <sub>IN2</sub>	RAS, CAS, WE, OE	—	7	pF
C <sub>OUT</sub>	Data Input/Output	—	7	pF

\*Note: Capacitance is sampled and not 100% tested.

**Block Diagram**



**DC and Operating Characteristics (1, 2)**

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , unless otherwise specified.

Symbol	Parameter	Access Time	V53C316580000			Unit	Test Conditions	Notes
			Min.	Typ.	Max.			
$I_{LI}$	Input Leakage Current (any input pin)		-2		2	$\mu\text{A}$	$V_{SS} \leq V_{IN} \leq V_{CC}$	
$I_{LO}$	Output Leakage Current (for High-Z State)		-2		2	$\mu\text{A}$	$V_{SS} \leq V_{OUT} \leq V_{CC}$ RAS, CAS at $V_{IH}$	
$I_{CC1}$	$V_{CC}$ Supply Current, Operating	40			155	mA	$t_{RC} = t_{RC}(\text{min.})$	2, 3, 4
		50			130			
		60			105			
$I_{CC2}$	$V_{CC}$ Supply Current, TTL Standby				2	mA	RAS, CAS at $V_{IH}$ other inputs $\geq V_{SS}$	
$I_{CC3}$	$V_{CC}$ Supply Current, RAS-Only Refresh	40			155	mA	$t_{RC} = t_{RC}(\text{min.})$	2, 4
		50			130			
		60			105			
$I_{CC4}$	$V_{CC}$ Supply Current, Fast Page Mode Operation	40			70	mA	Minimum Cycle	2, 3, 4
		50			60			
		60			50			
$I_{CC5}$	$V_{CC}$ Supply Current, CMOS Standby				900	$\mu\text{A}$	RAS $\geq V_{CC} - 0.2\text{ V}$ , CAS $\geq V_{CC} - 0.2\text{ V}$	
$I_{CC5}$	$V_{CC}$ Supply Current, CMOS Standby (L-Version)				200	$\mu\text{A}$	RAS $\geq V_{CC} - 0.2\text{ V}$ , CAS $\geq V_{CC} - 0.2\text{ V}$	
$I_{CC6}$	Average Self Refresh Current CBR cycle with $t_{RAS} > t_{RASS} \text{ min.}$ , (L-version) CAS held low, WE = $V_{CC} - 0.2\text{ V}$ , Address and $D_{IN} = V_{CC} - 0.2\text{ V}$ or $0.2\text{ V}$				400	$\mu\text{A}$		
$I_{CC7}$	$V_{CC}$ Supply Current, during CAS-before-RAS Refresh	40			155	mA		2, 4
		50			130			
		60			105			
$V_{IL}$	Input Low Voltage		-0.3		0.8	V		1
$V_{IH}$	Input High Voltage		2.0		$V_{CC} + 0.3$	V		1
$V_{OL}$	Output Low Voltage (LVTTTL)				0.4	V	$I_{OL} = 2\text{ mA}$	1
$V_{OH}$	Output High Voltage (LVTTTL)		2.4			V	$I_{OH} = -2\text{ mA}$	1
$V_{OL}$	Output Low Voltage (LVCMOS)				0.2	V	$I_{OL} = 100\ \mu\text{A}$	1
$V_{OH}$	Output High Voltage (LVCMOS)		$V_{CC} - 0.2$			V	$I_{OH} = -100\ \mu\text{A}$	1

**TRUTH TABLE**

FUNCTION		$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	$\overline{OE}$	ROW ADDR	COL ADDR	I/O1-I/O4
Standby		H	H → X	X	X	X	X	High Impedance
Read		L	L	H	L	ROW	COL	Data Out
Early-Write		L	L	L	X	ROW	COL	Data In
Delayed-Write		L	L	H → L	H	ROW	COL	Data In
Read-Modify-Write		L	L	H → L	L → H	ROW	COL	Data Out, Data In
Fast Page Mode Read	1st Cycle	L	H → L	H	L	ROW	COL	Data Out
	2nd Cycle	L	H → L	H	L	N/A	COL	Data Out
Fast Page Mode Early Write	1st Cycle	L	H → L	L	X	ROW	COL	Data In
	2nd Cycle	L	H → L	L	X	N/A	COL	Data In
Fast Page Mode RMW	1st Cycle	L	H → L	H → L	L → H	ROW	COL	Data Out, Data In
	2nd Cycle	L	H → L	H → L	L → H	N/A	COL	Data Out, Data In
$\overline{RAS}$ only refresh		L	H	X	X	ROW	N/A	High Impedance
$\overline{CAS}$ -before- $\overline{RAS}$ refresh		H → L	L	H	X	X	N/A	High Impedance
Test Mode Entry		H → L	L	L	X	X	N/A	High Impedance
Hidden Refresh	READ	L → H → L	L	H	L	ROW	COL	Data Out
	WRITE	L → H → L	L	L	X	ROW	COL	Data In

**AC Characteristics (6,7,8)**

T<sub>A</sub> = 0 to 70 °C, V<sub>CC</sub> = 3.3 V±0.3V

#	Symbol	Parameter	-40		- 50		- 60		Unit	Note
			min.	max.	min.	max.	min.	max.		
<b>Common Parameters</b>										
1	t <sub>RC</sub>	Random read or write cycle time	75	–	90	–	110	–	ns	
2	t <sub>RAS</sub>	$\overline{\text{RAS}}$ pulse width	40	100k	50	100k	60	100k	ns	
3	t <sub>CAS</sub>	$\overline{\text{CAS}}$ pulse width	10	100k	13	100k	15	100k	ns	
4	t <sub>RP</sub>	$\overline{\text{RAS}}$ precharge time	25	–	30	–	40	–	ns	
5	t <sub>CP</sub>	$\overline{\text{CAS}}$ precharge time	10	–	10	–	10	–	ns	
6	t <sub>ASR</sub>	Row address setup time	0	–	0	–	0	–	ns	
7	t <sub>RAH</sub>	Row address hold time	5	–	7	–	10	–	ns	
8	t <sub>ASC</sub>	Column address setup time	0	–	0	–	0	–	ns	
9	t <sub>CAH</sub>	Column address hold time	5	–	7	–	10	–	ns	
10	t <sub>RCD</sub>	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	15	30	17	37	20	45	ns	
11	t <sub>RAD</sub>	$\overline{\text{RAS}}$ to column address delay	10	20	12	25	15	30	ns	
12	t <sub>RSH</sub>	$\overline{\text{RAS}}$ hold time	10	–	13	–	15	–	ns	
13	t <sub>CSH</sub>	$\overline{\text{CAS}}$ hold time	40	–	50	–	60	–	ns	
14	t <sub>CRP</sub>	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	5	–	5	–	5	–	ns	
15	t <sub>T</sub>	Transition time (rise and fall)	1	30	1	30	1	30	ns	7
16	t <sub>REF</sub>	Refresh period for 4k-refresh	–	64	–	64	–	64	ms	
17	t <sub>REF</sub>	Refresh period for L-versions	–	256	–	256	–	256	ms	
<b>Read Cycle</b>										
18	t <sub>RAC</sub>	Access time from $\overline{\text{RAS}}$	–	40	–	50	–	60	ns	8, 9
19	t <sub>CAC</sub>	Access time from $\overline{\text{CAS}}$	–	10	–	13	–	15	ns	8, 9
20	t <sub>CAA</sub>	Access time from column address	–	20	–	25	–	30	ns	8,10
21	t <sub>OEA</sub>	$\overline{\text{OE}}$ access time	–	10	–	13	–	15	ns	8
22	t <sub>RAL</sub>	Column address to $\overline{\text{RAS}}$ lead time	20	–	25	–	30	–	ns	
23	t <sub>RCS</sub>	Read command setup time	0	–	0	–	0	–	ns	
24	t <sub>RCH</sub>	Read command hold time	0	–	0	–	0	–	ns	11
25	t <sub>RRH</sub>	Read command hold time referenced to $\overline{\text{RAS}}$	0	–	0	–	0	–	ns	11
26	t <sub>CLZ</sub>	$\overline{\text{CAS}}$ to output in low-Z	0	–	0	–	0	–	ns	8
27	t <sub>OFF</sub>	Output buffer turn-off delay	0	10	0	13	0	15	ns	12
28	t <sub>OEZ</sub>	Output buffer turn-off delay from $\overline{\text{OE}}$	0	10	0	13	0	15	ns	12
29	t <sub>DZO</sub>	Data to $\overline{\text{OE}}$ low delay	0	–	0	–	0	–	ns	13

**AC Characteristics (6,7,8) (Continued)**T<sub>A</sub> = 0 to 70 °C, V<sub>CC</sub> = 3.3 V ± 0.3V

#	Symbol	Parameter	-40		- 50		- 60		Unit	Note
			min.	max.	min.	max.	min.	max.		
30	t <sub>CDD</sub>	$\overline{\text{CAS}}$ high to data delay	10	–	13	–	15	–	ns	14
31	t <sub>ODD</sub>	$\overline{\text{OE}}$ high to data delay	10	–	13	–	15	–	ns	14

**Write Cycle**

32	t <sub>WCH</sub>	Write command hold time	5	–	7	–	10	–	ns	
33	t <sub>WP</sub>	Write command pulse width	5	–	7	–	10	–	ns	
34	t <sub>WCS</sub>	Write command setup time	0	–	0	–	0	–	ns	15
35	t <sub>RWL</sub>	Write command to $\overline{\text{RAS}}$ lead time	10	–	13	–	15	–	ns	
36	t <sub>CWL</sub>	Write command to $\overline{\text{CAS}}$ lead time	10	–	13	–	15	–	ns	
37	t <sub>DS</sub>	Data setup time	0	–	0	–	0	–	ns	16
38	t <sub>DH</sub>	Data hold time	5	–	7	–	10	–	ns	16
39	t <sub>DZC</sub>	$\overline{\text{CAS}}$ delay time from Din	0	–	0	–	0	–	ns	13

**Read-modify-Write Cycle**

40	t <sub>RWC</sub>	Read-write cycle time	105	–	126	–	150	–	ns	
41	t <sub>RWD</sub>	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	55	–	68	–	80	–	ns	15
42	t <sub>CWD</sub>	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	25	–	31	–	35	–	ns	15
43	t <sub>AWD</sub>	Column address to $\overline{\text{WE}}$ delay time	35	–	43	–	50	–	ns	15
44	t <sub>OEH</sub>	$\overline{\text{OE}}$ command hold time	5	–	7	–	10	–	ns	

**Fast Page Mode Cycle**

45	t <sub>PC</sub>	Fast Page Mode cycle time	30	–	35	–	40	–	ns	
46	t <sub>CPA</sub>	Access time from $\overline{\text{CAS}}$ precharge	–	25	–	30	–	35	ns	7
47	t <sub>RAS</sub>	$\overline{\text{RAS}}$ pulse width in EDO page mode	40	200k	50	200k	60	200k	ns	
48	t <sub>RHPC</sub>	$\overline{\text{CAS}}$ precharge to $\overline{\text{RAS}}$ Delay	25	–	30	–	35	–	ns	

**Fast Page Mode Read-modify-Write Cycle**

49	t <sub>PRWC</sub>	EDO page mode read-write cycle time	60	–	71	–	80	–	ns	
50	t <sub>CPWD</sub>	$\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$	40	–	48	–	55	–	ns	

**AC Characteristics** <sup>(6,7,8)</sup> (Continued)T<sub>A</sub> = 0 to 70 °C, V<sub>CC</sub> = 3.3 V±0.3V


#	Symbol	Parameter	-40		- 50		- 60		Unit	Note
			min.	max.	min.	max.	min.	max.		
<b>CAS before RAS Refresh Cycle</b>										
51	t <sub>CSR</sub>	$\overline{\text{CAS}}$ setup time	5	–	5	–	5	–	ns	
52	t <sub>CHR</sub>	$\overline{\text{CAS}}$ hold time	5	–	5	–	10	–	ns	
53	t <sub>RPC</sub>	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	0	–	0	–	0	–	ns	
54	t <sub>WRP</sub>	Write to $\overline{\text{RAS}}$ precharge time	5	–	5	–	10	–	ns	
55	t <sub>WRH</sub>	Write hold time referenced to $\overline{\text{RAS}}$	5	–	5	–	10	–	ns	
<b>Self Refresh Cycle (L-versions only)</b>										
56	t <sub>RASS</sub>	$\overline{\text{RAS}}$ pulse width	100k		100k	–	100k	–	ns	17
57	t <sub>RPS</sub>	$\overline{\text{RAS}}$ precharge time	75	–	90	–	110	–	ns	17
58	t <sub>CHS</sub>	$\overline{\text{CAS}}$ hold time	-50	–	-50	–	-50	–	ns	17
<b>Test Mode Cycle</b>										
59	t <sub>WTS</sub>	Write command setup time	5	–	5	–	5	–	ns	18
60	t <sub>WTH</sub>	Write command hold time	5	–	5	–	5	–	ns	18



**Notes:**


- 1) All voltages are referenced to VSS.  
 $V_{IH}$  may overshoot to  $V_{CC} + 0.2V$  for pulse widths of  $< 4ns$  with 3.3V.  $V_{IL}$  may undershoot to  $-2.0V$  for pulse width  $< 4.0 ns$  with 3.3V. Pulse width measured at 50% points with amplitude measured peak to DC reference.
- 2)  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC6}$  and  $I_{CC7}$  depend on cycle rate.
- 3)  $I_{CC1}$  and  $I_{CC4}$  depend on output loading. Specified values are measured with the output open.
- 4) Address can be changed once or less while  $\overline{RAS} = V_{IL}$ . In the case of  $I_{CC4}$  it can be changed once or less during a fast page mode cycle ( $t_{PC}$ ).
- 5) An initial pause of 100  $\mu s$  is required after power-up followed by 8  $\overline{RAS}$ -only-refresh cycles, before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8  $\overline{CAS}$ -before- $\overline{RAS}$  initialization cycles instead of 8  $\overline{RAS}$  cycles are required.
- 6) AC measurements assume  $t_f = 5 ns$ .
- 7)  $V_{IH (min.)}$  and  $V_{IL (max.)}$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 8) Measured with the specified current load and 100 pF at  $V_{OH} = 2.0 V$  and  $V_{OL} = 0.8 V$ .
- 9) Operation within the  $t_{RCD (max.)}$  limit ensures that  $t_{RAC (max.)}$  can be met.  $t_{RCD (max.)}$  is specified as a reference point only: If  $t_{RCD}$  is greater than the specified  $t_{RCD (max.)}$  limit, then access time is controlled by  $t_{CAC}$ .
- 10) Operation within the  $t_{RAD (max.)}$  limit ensures that  $t_{RAC (max.)}$  can be met.  $t_{RAD (max.)}$  is specified as a reference point only: If  $t_{RAD}$  is greater than the specified  $t_{RAD (max.)}$  limit, then access time is controlled by  $t_{CAA}$ .
- 11) Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
- 12)  $t_{OFF (max.)}$  and  $t_{OEZ (max.)}$  define the time at which the outputs achieve the open-circuit condition and are not referenced to output voltage levels.
- 13) Either  $t_{DZC}$  or  $t_{DZO}$  must be satisfied.
- 14) Either  $t_{CDD}$  or  $t_{ODD}$  must be satisfied.
- 15)  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} > t_{WCS (min.)}$ , the cycle is an early write cycle and the I/O pin will remain open-circuit (high impedance) through the entire cycle; if  $t_{RWD} > t_{RWD (min.)}$ ,  $t_{CWD} > t_{CWD (min.)}$ ,  $t_{AWD} > t_{AWD (min.)}$  and  $t_{CPWD} > t_{CPWD (min.)}$ , the cycle is a read-write cycle and I/O pins will contain data read from the selected cells. If neither of the above sets of conditions is satisfied, the condition of the I/O pins (at access time) is indeterminate.
- 16) These parameters are referenced to  $\overline{CAS}$  leading edge in early write cycles and to  $\overline{WRITE}$  leading edge in Read-Modify-Write cycles.
- 17) When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation:  
 If row addresses are being refresh in an evenly distributed manner over the refresh interval using CBR refresh cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh.  
 If row addresses are being refresh in any other manner (ROR - Distributed/Burst or CBR-Burst) over the refresh interval, then a full set of row refreshed must be performed immediately before entry to and immediately after exit from Self Refresh
- 18) In a Test Mode Read Cycle, the value of  $t_{RAC}$ ,  $t_{CAA}$ ,  $t_{CAC}$  and  $t_{CPA}$  are delayed by 5 ns from the specified value. These parameters must be adjusted in Test Mode cycles by adding 5ns to the specified value. Associated timings must be adjusted by 5 ns.

Waveforms of Read Cycle



WL1

Waveforms of Write Cycle (Early Write)




WL2








Waveforms of Fast Page Mode Early Write Cycle








Waveforms of  $\overline{\text{RAS}}$  Only Refresh Cycle




Waveforms of  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  Refresh Cycle




WL10

Waveforms of Hidden Refresh Cycle (Read)




Waveforms of Hidden Refresh Cycle (Early Write)




WL12

Waveforms of Test Mode Entry Cycle



WL15


Waveforms of Self Refresh (Sleep Mode) L-Version only



*Package Diagrams*

**32-pin 400 mil SOJ**


Units in mm



\* Does not include plastic or metal protrusion of 0.15 max. per side

**32-pin 400 mil TSOP-II**

Units in mm



\* Does not include plastic or metal protrusion of 0.25 max. per side