

REVISIONS																
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED													
A	Table I, change $t_H$ on page 6. Editorial changes throughout.	1988 NOV 10	<i>M. D. Lopez</i>													

REV																	
SHEET																	
REV																	
SHEET																	
REV STATUS OF SHEETS	REV	A	A	A	A	A	A	A	A				A	A			
	SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

PMIC N/A  <b>STANDARDIZED MILITARY DRAWING</b>  THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE  AMSC N/A	PREPARED BY <i>Greg A. Pitz</i> CHECKED BY <i>Ray Monnin</i> APPROVED BY <i>M. D. Lopez</i> DRAWING APPROVAL DATE 18 NOVEMBER 1987 REVISION LEVEL A	DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444  MICROCIRCUITS, DIGITAL, QUAD BUS TRANSCEIVER, MONOLITHIC SILICON  SIZE <b>A</b> CAGE CODE <b>67268</b> <b>5962-87707</b>  SHEET 1 OF 17
--	--	---



2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.

3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.2 Truth table. The truth table shall be as specified on figure 2.

3.2.3 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.

3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.

3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.

3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

<b>STANDARDIZED MILITARY DRAWING</b> DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>	5962-87707
	REVISION LEVEL A	SHEET 3

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions -55°C < T <sub>C</sub> < +125°C 4.5 V < V <sub>CC</sub> < 5.5 V unless otherwise specified	Group A subgroups	Limits		Unit	
				Min	Max		
BUS INPUT/OUTPUT PARAMETERS							
Output low voltage bus	V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	I <sub>OL</sub> = 40 mA	1,2,3		0.5	V
			I <sub>OL</sub> = 70 mA			0.7	V
			I <sub>OL</sub> = 100 mA			0.8	V
Input high voltage (receiver)	V <sub>TH</sub>	Bus enable = 2.4 V <u>1/</u>	1,2,3	2.4		V	
Input low voltage (receiver)	V <sub>TL</sub>	Bus enable = 2.4 V <u>1/</u>	1,2,3		1.5	V	
Bus leakage current	I <sub>O</sub>	V <sub>CC</sub> = 5.5 V	V <sub>O</sub> = 0.4 V	1,2,3		-50	μA
			V <sub>O</sub> = 4.5 V			200	μA
Bus leakage current (power off)	I <sub>OFF</sub>	V <sub>CC</sub> = 0 V, V <sub>OUT</sub> = 4.5 V	1,2,3		100	μA	
Input clamp voltage	V <sub>IC</sub>	V <sub>CC</sub> = 4.5 V, I <sub>N</sub> = -18 mA	1,2,3		-1.2	V	

See footnotes at end of table.

<b>STANDARDIZED MILITARY DRAWING</b> DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>	5962-87707
	REVISION LEVEL A	SHEET 4

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C < T <sub>C</sub> < +125°C 4.5 V < V <sub>CC</sub> < 5.5 V unless otherwise specified	Group A subgroups	Limits		Unit
				Min	Max	
DC PARAMETERS						
Output high voltage receiver	V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1.0 mA V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	1,2,3	2.4		V
Output high voltage parity	V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -660 μA V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	1,2,3	2.5		V
Output low voltage (except bus)	V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> BE = 2.4 V	1,2,3		0.4	V
					0.45	V
					0.5	V
Input clamp voltage	V <sub>IC</sub>	V <sub>CC</sub> = 4.5 V I <sub>IN</sub> = -18 mA	1,2,3		-1.2	V
Input high current	I <sub>IH</sub>	V <sub>CC</sub> = 5.5 V    V <sub>IN</sub> = 2.7 V	1,2,3		20	μA
Input low current	I <sub>IL</sub>	V <sub>CC</sub> = 5.5 V    V <sub>IN</sub> = 0.4 V	1,2,3		-0.36	mA
Input reverse current	I <sub>I</sub>	V <sub>CC</sub> = 5.5 V    V <sub>IN</sub> = 5.5 V	1,2,3		100	μA
Output short circuit current	I <sub>OS</sub>	V <sub>CC</sub> = 5.5 V 2/	1,2,3	-12	-65	mA
Power supply current	I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V; BE = OE = 3.0 V All other inputs = GND	1,2,3		110	mA
Off-state output current (receiver outputs)	I <sub>O</sub>	V <sub>CC</sub> = 5.5 V	1,2,3		20	μA
					-20	μA

See footnotes at end of table.

<b>STANDARDIZED MILITARY DRAWING</b> DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>	5962-87707
	REVISION LEVEL A	SHEET 5

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C < T <sub>C</sub> < +125°C 4.5 V < V <sub>CC</sub> < 5.5 V unless otherwise specified	Group A subgroups	Limits		Unit
				Min	Max	
AC PARAMETERS						
Propagation delay driver clock (DRCP) to bus	t <sub>PLH</sub>	C <sub>L</sub> = 50 pF R <sub>L2</sub> = 50 ohm  See figure 4	9,10,11		40	ns
Propagation delay driver clock (DRCP) to bus	t <sub>PHL</sub>	C <sub>L</sub> = 50 pF R <sub>L2</sub> = 50 ohm  See figure 4	9,10,11		40	ns
Bus enable to bus	t <sub>PLH</sub>	C <sub>L</sub> = 50 pF R <sub>L2</sub> = 50 ohm  See figure 4	9,10,11		26	ns
Bus enable to bus	t <sub>PHL</sub>	C <sub>L</sub> = 50 pF R <sub>L2</sub> = 50 ohm  See figure 4	9,10,11		26	ns
A data inputs setup	t <sub>S</sub>	  See figure 4	9,10,11	18		ns
A data inputs hold	t <sub>H</sub>	  See figure 4	9,10,11	10		ns
Clock pulse width (High)	t <sub>PWH</sub>	  See figure 4	9,10,11	28		ns
Propagation delay bus to receiver output (latch enabled)	t <sub>PLH</sub>	C <sub>L</sub> = 15 pF R <sub>L1</sub> = 5.0 kΩ R <sub>L2</sub> = 2.0 kΩ  See figure 4	9,10,11		37	ns
Propagation delay bus to receiver output (latch enabled)	t <sub>PHL</sub>	C <sub>L</sub> = 15 pF R <sub>L1</sub> = 5.0 kΩ R <sub>L2</sub> = 2.0 kΩ  See figure 4	9,10,11		37	ns

See footnotes at end of table.

<b>STANDARDIZED MILITARY DRAWING</b> DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>	5962-87707
	REVISION LEVEL A	SHEET 6

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C < T <sub>C</sub> < +125°C 4.5 V < V <sub>CC</sub> < 5.5 V unless otherwise specified	Group A subgroups	Limits		Unit
				Min	Max	
Propagation delay latch enable to receiver output	t <sub>PLH</sub>	C <sub>L</sub> = 15 pF R <sub>L1</sub> = 5.0 kΩ R <sub>L2</sub> = 2.0 kΩ See figure 4	9,10,11		37	ns
Propagation delay latch enable to receiver output	t <sub>PHL</sub>	C <sub>L</sub> = 15 pF R <sub>L1</sub> = 5.0 kΩ R <sub>L2</sub> = 2.0 kΩ See figure 4	9,10,11		37	ns
Bus to latch enable	t <sub>S</sub>	See figure 4	9,10,11	21		ns
Bus to latch enable	t <sub>H</sub>	See figure 4	9,10,11	7		ns
Propagation delay A data to odd parity out (driver enabled)	t <sub>PLH</sub>	C <sub>L</sub> = 15 pF R <sub>L2</sub> = 2.0 kΩ See figure 4	9,10,11		40	ns
Propagation delay A data to odd parity out (driver enabled)	t <sub>PHL</sub>	C <sub>L</sub> = 15 pF R <sub>L2</sub> = 2.0 kΩ See figure 4	9,10,11		40	ns
Propagation delay bus to odd parity out (driver inhibit)	t <sub>PLH</sub>	C <sub>L</sub> = 15 pF R <sub>L2</sub> = 2.0 kΩ See figure 4	9,10,11		40	ns
Propagation delay bus to odd parity out (driver inhibit)	t <sub>PHL</sub>	C <sub>L</sub> = 15 pF R <sub>L2</sub> = 2.0 kΩ See figure 4	9,10,11		40	ns

See footnotes at end of table.

<b>STANDARDIZED MILITARY DRAWING</b> DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-87707
		REVISION LEVEL <b>A</b>	SHEET <b>7</b>

TABLE I. Electrical performance characteristics - Continued.


Test	Symbol	Conditions -55°C < T <sub>C</sub> < +125°C 4.5 V < V <sub>CC</sub> < 5.5 V unless otherwise specified	Group A subgroups	Limits		Unit
				Min	Max	
Propagation delay latch enable to odd parity output	t <sub>PLH</sub>	C <sub>L</sub> = 15 pF R <sub>L2</sub> = 2.0 kΩ  See figure 4	9,10,11		40	ns
Propagation delay latch enable to odd parity output	t <sub>PHL</sub>	C <sub>L</sub> = 15 pF R <sub>L2</sub> = 2.0 kΩ  See figure 4	9,10,11		40	ns
Propagation delay output control to output	t <sub>PZH</sub>	C <sub>L</sub> = 15 pF R <sub>L1</sub> = 5.0 kΩ R <sub>L2</sub> = 2.0 kΩ  See figure 4	9,10,11		28	ns
Propagation delay output control to output	t <sub>PZL</sub>	C <sub>L</sub> = 15 pF R <sub>L1</sub> = 5.0 kΩ R <sub>L2</sub> = 2.0 kΩ  See figure 4	9,10,11		28	ns
Propagation delay output control to output	t <sub>PHZ</sub>	C <sub>L</sub> = 5 pF R <sub>L1</sub> = 5.0 kΩ R <sub>L2</sub> = 2.0 kΩ  See figure 4	9,10,11		28	ns
Propagation delay output control to output	t <sub>PLZ</sub>	C <sub>L</sub> = 5 pF R <sub>L1</sub> = 5.0 kΩ R <sub>L2</sub> = 2.0 kΩ  See figure 4	9,10,11		28	ns

- 1/ Input thresholds are tested during dc testing and done in combination with other dc parameters.  
 2/ Not more than one output shorted at a time. Duration should not exceed one second.

<b>STANDARDIZED MILITARY DRAWING</b> DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>	5962-87707	
		REVISION LEVEL A	SHEET 8



Case outlines R and S



NOTE: Pin 1 is marked for orientation.

Case outline 2




FIGURE 1. Terminal connections.

**STANDARDIZED  
MILITARY DRAWING**

DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-87707

REVISION LEVEL

SHEET 9

Inputs		Internal to device			Bus	Output	Function
		D <sub>i</sub>	Q <sub>i</sub>	B <sub>i</sub>			
A <sub>i</sub>	DRCP	BE	RLE	OE			
X	X	H	X	X	H	X	Driver output disable
X	X	X	X	H	X	Z	Receiver output disable
X	X	H	L	L	L	H	Driver output disable and receive data via Bus input
X	X	H	L	L	H	L	
X	X	X	H	X	X	X	Latch received data
L	↑	X	X	X	X	X	Load driver register
H	↓	X	X	X	X	X	
X	L	X	X	X	X	X	No driver clock restrictions
X	H	X	X	X	X	X	
X	X	L	X	X	L	X	Drive Bus

H = HIGH  
L = LOW

Z = HIGH impedance  
NC = No change

X = Don't care  
↑ = LOW to HIGH transition

i = 0, 1, 2, and 3

FIGURE 2. Truth table.

**STANDARDIZED  
MILITARY DRAWING**

DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-87707

REVISION LEVEL

SHEET 10






FIGURE 3. Logic diagram.

**STANDARDIZED  
MILITARY DRAWING**  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444


SIZE <b>A</b>	5962-87707
REVISION LEVEL	SHEET 11



DRIVER SWITCHING TEST CIRCUIT



LOAD FOR PARITY OUTPUT




$C_L$  INCLUDES  
PROBE AND JIG  
CAPACITANCE



LOAD FOR RECEIVER OUTPUT

FIGURE 4. Switching test circuits and waveforms.

<b>STANDARDIZED MILITARY DRAWING</b> DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>	5962-87707
	REVISION LEVEL	SHEET 12



Switch matrix		
Parameter	SW1	SW2
t <sub>PLH</sub>	Closed	Closed
t <sub>PHL</sub>	Closed	Closed
t <sub>PZL</sub>	Open	Closed
t <sub>PZH</sub>	Closed	Open
t <sub>PLZ</sub>	Closed	Closed
t <sub>PHZ</sub>	Closed	Closed




NOTE: Pulse generator for all pulses:  
 Rate  $\leq$  1.0 MHz;  $Z_0 = 50\Omega$ ;  $t_R \leq 15$  ns;  $t_F \leq 6.0$  ns.

FIGURE 4. Switching test circuits and waveforms - Continued.

<b>STANDARDIZED MILITARY DRAWING</b> DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>	5962-87707
	REVISION LEVEL A	SHEET 13

### INPUT SET-UP AND HOLD TIMES



### LATCH ENABLE TO RECEIVER OUTPUT




FIGURE 4. Switching test circuits and waveforms - Continued.

<b>STANDARDIZED MILITARY DRAWING</b> DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>	5962-87707
	REVISION LEVEL	SHEET 14

3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).

3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

#### 4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition A and C using the circuit submitted with the certificate of compliance (see 3.5 herein).
  - (2)  $T_A = +125^{\circ}\text{C}$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

##### 4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroups 7 and 8 shall verify the truth table.

##### 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition A and C using the circuit submitted with the certificate of compliance (see 3.5 herein).
  - (2)  $T_A = +125^{\circ}\text{C}$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

<b>STANDARDIZED MILITARY DRAWING</b> DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-87707
		REVISION LEVEL <b>A</b>	SHEET <b>15</b>

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	---
Final electrical test parameters (method 5004)	1*,2,3,7,8,9, 10,11
Group A test requirements (method 5005)	1,2,3,7,8,9, 10,11
Groups C and D end-point electrical parameters (method 5005)	1,2,3

\* PDA applies to subgroup 1.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

<b>STANDARDIZED MILITARY DRAWING</b> DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>	5962-87707
	REVISION LEVEL	SHEET 16



6.4 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

Military drawing part number	Vendor CAGE number	Vendor similar part number <u>1/</u>	Replacement military specification part number
5962-8770701RX	34335	AM2907/BRA	
5962-8770701SX	34335	AM2907/BSA	
5962-87707012X	34335	AM2907/B2A	

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

34335

Vendor name and address

Advanced Micro Devices, Incorporated  
 901 Thompson Place  
 P.O. Box 3453  
 Sunnyvale, CA 94088

<b>STANDARDIZED          MILITARY DRAWING</b> DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-87707
		REVISION LEVEL	SHEET 17