General Description

These microprocessor (µP) supervisory circuits reduce the complexity and number of components required for power-supply monitoring and battery-control functions in µP systems. They significantly improve system reliability and accuracy compared to separate ICs or discrete components.


These devices are designed for use in systems powered by 3.0V or 3.3V supplies. See the selector guide in the back of this data sheet for similar devices designed for 5V systems. The suffixes denote different reset threshold voltages: 3.075V (T), 2.925V (S), and 2.625V (R) (see Reset Threshold section in the Detailed Description). All these parts are available in 8-pin DIP and SO packages. Functions offered in this series are as follows:

Part Person	-ING-HIGH	Watchdod in	Warme Input	Backur Swith	Battery Accur	Comparison	Hese.	Mindow
MAX690	1		1		1	±4%	1	±75mV
MAX704	1			1	1	±4%	1	±75mV
MAX802	1		1		1	±2%	1	±2%
MAX804		1	1		1	±2%	1	±2%
MAX805		1	1		1	±4%	1	±75mV
MAX806	1			1	1	±2%	1	±2%

Applications

Battery-Powered Computers and Controllers **Embedded Controllers** Intelligent Instruments Automotive Systems Critical uP Power Monitoring Portable Equipment

Pin Configuration



Features

- **♦ RESET and RESET Outputs**
- ◆ Manual Reset Input
- **Precision Supply-Voltage Monitor**
- ♦ 200ms Reset Time Delay
- ♦ Watchdog Timer (1.6sec timeout)
- ♦ Battery-Backup Power Switching— Battery Can Exceed V_{CC} in Normal Operation
- ♦ 40µA V_{CC} Supply Current
- ◆ 1µA Battery Supply Current
- ♦ Voltage Monitor for Power-Fail or Low-Battery Warning
- ♦ Guaranteed RESET Assertion to V_{CC} = 1V
- ♦ 8-Pin DIP and SO Packages


Ordering Information

PART**	TEMP. RANGE	PIN-PACKAGE
MAX690_CPA	0°C to +70°C	8 Plastic DIP
MAX690_CSA	0°C to +70°C	8 SO
MAX690_C/D	0°C to +70°C	Dice*
MAX690_EPA	-40°C to +85°C	8 Plastic DIP
MAX690_ESA	-40°C to +85°C	8 SO
MAX690_MJA	-55°C to +125°C	8 CERDIP

Ordering Information continued on last page.

- Contact factory for dice specifications.
- ** These parts offer a choice of reset threshold voltage. Select the letter corresponding to the desired nominal reset threshold voltage (T = 3.075V, S = 2.925V, R = 2.625V) and insert it into the blank to complete the part number.

Typical Operating Circuits



MIXIM

MAX690T/S/R, 704T/S/R, 802T/S/R, 804-806T/S/R

3.0V/3.3V Microprocessor Supervisory Circuits

ABSOLUTE MAXIMUM RATINGS

Terminal Voltage (with resp	ect to GND)
V _{CC}	0.3V to 6.0V
VBATT	0.3V to 6.0V
All Other Inputs	0.3V to the higher of V _{CC} or VBATT
Continuous Input Current	
V _{CC}	100mA
VBATT	18mA
GND	18mA
Output Current	
RÉSET, PFO	18mA
V _{OUT}	100mA

Continuous Power Dissipation (T _A = +70°C)	
Plastic DIP (derate 9.09mW/°C above +70°C)	727mW
SO (derate 5.88mW/°C above +70°C)	471mW
CERDIP (derate 8.00mW/°C above +70°C)	640mW
Operating Temperature Ranges	
MAX690_C/MAX704_C/MAX80C	0°C to +70°C
MAX690_E/MAX704_E/MAX80E	40°C to +85°C
MAX690_M/MAX704_M/MAX80M	-55°C to +125°C
Storage Temperature Range	-65°C to +160°C
Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC}=3.17V\ to\ 5.5V\ for\ the\ MAX690T/MAX704T/MAX80_T,\ V_{CC}=3.02V\ to\ 5.5V\ for\ the\ MAX690S/MAX704S/MAX80_S,\ V_{CC}=2.72V\ to\ 5.5V\ for\ the\ MAX690R/MAX704R/MAX80_R;\ VBATT=3.6V;\ T_A=T_{MIN}\ to\ T_{MAX};\ unless\ otherwise\ noted.\ Typical\ values\ are\ at\ T_A=+25^{\circ}C.)$

PARAMETER	SYMBOL		MIN	TYP	MAX	UNITS		
Operating Voltage Range,		MAX690_C,	MAX704_C, MAX80C	1.0		5.5		
V _{CC} , VBATT (Note 1)		MAX690_E/N	M, MAX704_E/M, MAX80E/M	1.1		5.5		
			MAX690_C/E, MAX704_C/E, MAX80C/E, V _{CC} < 3.6V		40	50		
Vcc Supply Current	le upp v	MR = V _{CC} (MAX704_/	MAX690_C/E, MAX704_C/E, MAX80C/E, V _{CC} < 5.5V		50	65] ,,,	
(excluding I _{OUT})	ISUPPLY	MAX806_)	MAX690_M, MAX704_M, MAX80M, V _{CC} < 3.6V		40	55	- μΑ	
			MAX690_M, MAX704_M, MAX80M, V _{CC} < 5.5V		50	70		
V _{CC} Supply Current in Battery- Backup Mode (excluding I _{OUT})		MR = V _{CC} (MAX704_/ MAX806_)	V _{CC} = 2.0V, VBATT = 2.3V		25	50	μΑ	
VBATT Supply Current, Any Mode		MAX690_C/E	E, MAX704_C/E, MAX80C/E		0.4	1	μΑ	
(excluding I _{OUT}) (Note 2)		MAX690_M,	MAX704_M, MAX80M		0.4	10	لــــــــــــــــــــــــــــــــــــــ	
Battery Leakage Current		MAX690_C/8		0.01	0.5	μΑ		
(Note 3)		MAX690_M,	MAX704_M, MAX80M		0.01	5	μ ·	
		MAX690_C/8 I _{OUT} = 5mA	E, MAX704_C/E, MAX80C/E, (Note 4)	V _{CC} - 0.03	V _{CC} - 0.015			
		MAX690_C/I	E, MAX704_C/E, MAX80C/E	V _{CC} - 0.3	V _{CC} - 0.15			
V _{OUT} Output Voltage		MAX690_M, MAX704_M, MAX80M I _{OUT} = 5mA (Note 4)		V _{CC} - 0.035	V _{CC} - 0.015] v	
		MAX690_M, MAX704_M, MAX80M lout = 50mA		V _{CC} - 0.35	V _{CC} - 0.15			
		I _{OUT} = 250μ	A, V _{CC} > 2.5V (Note 4)	V _{CC} - 0.0015	V _{CC} - 0.0006			

MAX690T/S/R, 704T/S/R, 802T/S/R, 804-806T/S/R

3.0V/3.3V Microprocessor Supervisory Circuits

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC}=3.17V\ to\ 5.5V\ for\ the\ MAX690T/MAX704T/MAX80_T,\ V_{CC}=3.02V\ to\ 5.5V\ for\ the\ MAX690S/MAX704S/MAX80_S,\ V_{CC}=2.72V\ to\ 5.5V\ for\ the\ MAX690R/MAX704R/MAX80_R;\ VBATT=3.6V;\ T_A=T_{MIN}\ to\ T_{MAX};\ unless\ otherwise\ noted.\ Typical\ values\ are\ at\ T_A=+25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS			MIN	TYP	MAX	UNITS
VOUT in Battery-Backup Mode		I _{OUT} = 250μA, VBATT =	= 2.3V		VBATT - 0.1	VBATT - 0.034		V
VOUT III battery-backup Wode		I _{OUT} = 1mA, VBATT = 2.3V				VBATT - 0.14		
Battery Switch Threshold,	1	VBATT - VCC, Vsw > VC	cc > 1.75V (Note 5)	65	25		mV
V _{CC} Falling	Vsw	VBATT > VCC (Note 6)			2.30	2.40	2.50	V
Battery Switch Threshold, VCC Rising (Note 7)		This value is identical to VCC rising	the reset th	reshold,				V
		MAX690T/704T/805T		Vcc falling	3.00	3.075	3.15	
	1	101/1/203017704170001		V _{CC} rising	3.00	3.085	3.17	
		MAX802T/804T/806T		V _{CC} falling	VBATT VBATT -0.13 VBATT -0.14 65 25 2.30 2.40 3.00 3.075 3.00 3.085 3.00 3.085 2.85 2.925 2.85 2.935 2.88 2.925 2.88 2.935 2.89 2.625 2.59 2.635 2.59 2.635 140 200 VCC VCC -0.3 -0.05 180 0.06	3.075	3.12	
		WAX0021/6041/6001		V _{CC} rising		3.085	3.14	1
		MAY0000(7040/0000		V _{CC} falling	2.85	2.925	3.00	1
Deart Three chald (Nath C)	\ \(\tau_{\text{\color}} \)	MAX690S/704S/805S		V _{CC} rising	2.85	2.935	3.02	- - - -
Reset Threshold (Note 8)	Vast	NAAV0000/0040/0000		V _{CC} falling	2.88	2.925	3.00	
		MAX802S/804S/806S		V _{CC} rising	2.88	2.935	3.02	
		144440000000000000000000000000000000000		Vcc falling	2.55	2.625	2.70	
		MAX690R/704R/805R	2.55	2.635	2.72			
			2.59	2.625	2.70			
		MAX802R/804R/806S Vcc rising		2.59	2.635		2.72	
Reset Timeout Period	twp	V _{CC} < 3.6V		·	140	200	280	ms
PFO, RESET Output Voltage	Voн	ISOURCE = 50µA				V _{CC} - 0.05		٧
PFO, RESET Output Short to GND Current (Note 4)	los	V _{CC} = 3.3V, V _{OH} = 0V		•		180	500	μ∨
PFO, RESET, RESET Output Voltage	VoL	I _{SINK} = 1.2mA; MAX690_/704_/802_/806_, V _{CC} = V _{RST} min; MAX804_/805_, V _{CC} = V _{RST} max			0.06	0.3	V	
PFO, RESET Output Voltage	Va	VBATT = 0V, V _{CC} = 1.0V, I _{SINK} = 40μA, MAX690_C, MAX704_C, MAX80C				0.13	0.3	V
FFO, NESET Output voltage	VOL	VBATT = 0V, V _{CC} = 1.2V, I _{SINK} = 200μA, MAX690_E/M, MAX704_E/M, MAX80E/M				0.17	0.3] "
RESET Output Leakage Current		VBATT = 0V,		MAX804_C, MAX805_C			1	
(Note 9)		VCC = VRST min; VRESET = 0V, VCC			-10		10	μΑ

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC}=3.17V\ to\ 5.5V\ for\ the\ MAX690T/MAX704T/MAX80_T,\ V_{CC}=3.02V\ to\ 5.5V\ for\ the\ MAX690S/MAX704S/MAX80_S,\ V_{CC}=2.72V\ to\ 5.5V\ for\ the\ MAX690R/MAX704R/MAX80_R;\ VBATT=3.6V;\ T_A=T_{MIN}\ to\ T_{MAX};\ unless\ otherwise\ noted.$ Typical values are at $T_A=+25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
PFI Input Threshold	VPFT	V _{CC} < 3.6V V _{PFI} falling	MAX802_C/E, MAX804_C/E, MAX806_C/E	1.212	1.237	1.262	V	
		VPFITAINING	MAX690_/MAX704_/MAX805_	1.187	1.237	1.287		
PFI Input Current		MAX690_C/E, M	AX704_C/E, MAX80C/E	-25	2	25	nA.	
Primput Guirent		MAX690_M, MAX	K704_M, MAX80M	-500	2	500] "	
PFI Hysteresis, PFI Rising	VPFH	V _{CC} < 3.6V	MAX690_C/E, MAX704_C/E, MAX80C/E		10	20	mV	
			MAX690_M, MAX704_M, MAX80M		10	25	1	
DELlament Commant		MAX690_C/E, M	AX704_C/E, MAX80C/E	-25	2	25	nA.	
PFI Input Current		MAX690_M, MAX	K704_M, MAX80M	-500	2	500	1 "^	
110 1	ViH	MAX704_/MAX806_ only				0.7 x V _{CC}	V	
MR Input Threshold	VIL	MAX7U4_/MAXX	0.3 x V _{CC}					
MR Pulse Width	tMR	MAX704_/MAX80	100	20		ns		
MR to Reset Delay	tMD	MAX704_/MAX80	06_ only		60	500	ns	
MR Pull-Up Current		MAX704_/MAX80	06_ only, MR = 0V, Vcc = 3V	20	60	350	μΑ	
WDI Input Threshold	VIH	MAX690 /MAX802 /MAX804 /MAX805_ only				0.7 x V _C C	V	
WDI input Tireshold	VIL	WAXOSO_JWAXO	0.3 x V _{CC}			\		
WDI Input Current		01/1/	MAX690_C/E, MAX802_C/E, MAX804_C/E, MAX805_C/E	-1	0.01	1	μА	
wor input current		0V< V _{CC} < 5.5V	MAX690_M, MAX802_M, MAX804_M, MAX805_M	-10	0.01	10	μ.	
Watchdog Timeout Period	twp	V _{CC} < 3.6V	MAX690/MAX802/MAX804/ MAX805 only	1.12	1.60	2.24	sec	
WDI Pulse Width		MAX690_/MAX80	100	20		ns		


- Note 1: V_{CC} supply current, logic input leakage, watchdog functionality (MAX690_/802_/805_/804_), MR functionality (MAX704_/806_), PFI functionality, state of RESET (MAX690_/704_/802_/806_), and RESET (MAX804_/805_) tested at VBATT = 3.6V, and V_{CC} = 5.5V. The state of RESET or RESET and PFO is tested at V_{CC} = V_{CC} min.
- Note 2: Tested at VBATT = 3.6V, V_{CC} = 3.5V and 0V. The battery current will rise to 10μA over a narrow transition window around V_{CC} = 1.9V.
- Note 3: Leakage current into the battery is tested under the worst-case conditions at V_{CC} = 5.5V, VBATT = 1.8V and at V_{CC} = 1.5V, VBATT = 1.0V.
- Note 4: Guaranteed by design.
- Note 5: When V_{SW} > V_{CC} > VBATT, V_{OUT} remains connected to V_{CC} until V_{CC} drops below VBATT. The V_{CC}-to-VBATT comparator has a small 25mV typical hysteresis to prevent oscillation. For V_{CC} < 1.75V (typ), V_{OUT} switches to VBATT regardless of the voltage on VBATT.
- Note 6: When VBATT > V_{CC} > V_{SW}, V_{OUT} remains connected to V_{CC} until V_{CC} drops below the battery switch threshold (V_{SW}).
- Note 7: V_{OUT} switches from VBATT to V_{CC} when V_{CC} rises above the reset threshold, independent of VBATT. Switchover back to V_{CC} occurs at the exact voltage that causes RESET to go high (on the MAX804_/805_, RESET goes low); however switchover occurs 200ms prior to reset.
- Note 8: The reset threshold tolerance is wider for V_{CC} rising than for V_{CC} falling to accommodate the 10mV typical hysteresis, which prevents internal oscillation.
- Note 9: The leakage current into or out of the RESET pin is tested with RESET asserted (RESET output high impedance).

MAX690T/S/R, 704T/S/R, 802T/S/R, 804–806T/S/R

3.0V/3.3V Microprocessor Supervisory Circuits

Typical Operating Characteristics

 $(T_A = +25^{\circ}C, unless otherwise noted.)$



Pin Description

	PIN		PIN		PIN			
MAX690 MAX802	MAX704 MAX806	MAX804 MAX805	NAME	FUNCTION				
1	1	1	Vout	Supply Output for CMOS RAM. When V _{CC} is above the reset threshold, V _{OUT} is connected to V _{CC} through a P-channel MOSFET switch. When V _{CC} falls below V _{SW} an VBATT, VBATT connects to V _{OUT} . Connect to V _{CC} if no battery is used.				
2	2	2	Vcc	Main Supply Input				
3	3	3	GND	Ground				
4	4	4	PFI	Power-Fail Input. When PFI is less than VpFT or when Vcc falls below Vsw, PFO goes low; otherwise, PFO remains high. Connect to ground if unused.				
5	5	5	PFO	Power-Fail Output. When PFI is less than V _{PFT} , or V _{CC} falls below V _{SW} , PFO goes low; otherwise, PFO remains high. Leave open if unused.				
6		6	WDI	Watchdog Input. If WDI remains high or low for 1.6sec, the internal watchdog timer runs out and reset is triggered. The internal watchdog timer clears while reset is asserted or when WDI sees a rising or falling edge. The watchdog function cannot be disabled.				
	6	_	MR	Manual Reset Input. A logic low on MR asserts reset. Reset remains asserted as long as MR is low and for 200ms after MR returns high. This active-low input has an internal 70μA pull-up current. It can be driven from a TTL or CMOS logic line, or shorted to ground with a switch. Leave open if unused.				
7	7		RESET	Active-Low Reset Output. Pulses low for 200ms when triggered, and stays low whenever V_{CC} is below the reset threshold or when \overline{MR} is a logic low. It remains low for 200ms at either V_{CC} rises above the reset threshold, the watchdog triggers a reset, or \overline{MR} goes from low to high.				
_		7	RESET	Active-High, Open-Drain Reset Output is the inverse of RESET.				
8	8	8	VBATT	Backup-Battery Input. When V_{CC} falls below V_{SW} and V_{BATT} , V_{OUT} switches from V_{CC} to V_{BATT} . When V_{CC} rises above the reset threshold, V_{OUT} reconnects to V_{CC} . V_{BATT} may exceed V_{CC} . Connect to GND if no battery is used.				

Detailed Description

Reset Output

A microprocessor's (μ P's) reset input starts the μ P in a known state. These μ P supervisory circuits assert reset to prevent code execution errors during power-up, power-down, brownout conditions, or a watchdog timeout.

RESET is guaranteed to be a logic low for $0V < V_{CC} < V_{RST}$, provided that VBATT is greater than 1V. Without a backup battery, RESET is guaranteed valid for $V_{CC} > 1V$. Once V_{CC} exceeds the reset threshold, an internal timer keeps \overline{RESET} low for the reset timeout period; after this interval, \overline{RESET} goes high (Figure 2).

If a brownout condition occurs (V_{CC} dips below the reset threshold), \overline{RESET} goes low. Each time \overline{RESET} is asserted, it stays low for the reset timeout period. Any time V_{CC} goes below the reset threshold, the internal timer restarts.

The watchdog timer can also initiate a reset. See the Watchdog Input section.

The MAX804_/MAX805_ active-high RESET output is open drain, and the inverse of the MAX690_/MAX704_/ MAX802_/MAX806_ RESET output.

Reset Threshold

The MAX690T/MAX704T/MAX805T are intended for 3.3V systems with a ±5% power-supply tolerance and a 10% system tolerance. Except for watchdog faults, reset will not assert as long as the power supply remains above 3.15V (3.3V - 5%). Reset is guaranteed to assert before the power supply falls below 3.0V.

The MAX690S/MAX704S/MAX805S are designed for $3.3V \pm 10\%$ power supplies. Except for watchdog faults, they are guaranteed not to assert reset as long as the supply remains above 3.0V (3.3V - 10%). Reset is guaranteed to assert before the power supply falls below 2.85V ($V_{CC} - 14\%$).

The MAX690R/MAX704R/MAX805R are optimized for monitoring 3.0V \pm 10% power supplies. Reset will not occur until V_{CC} falls below 2.7V (3.0V - 10%), but is guaranteed to occur before the supply falls below 2.59V (3.0V - 14%).

The MAX802R/S/T, MAX804R/S/T, and MAX806R/S/T are respectively similar to the MAX690R/S/T, MAX805R/S/T, and MAX704R/S/T, but with tightened reset and power-fail threshold tolerances.




Figure 1. Block Diagram

Watchdog Input (MAX690_/802_/804_/805_)

The watchdog circuit monitors the μP 's activity. If the μP does not toggle the watchdog input (WDI) within 1.6sec, a reset pulse is triggered. The internal 1.6sec timer is cleared by either a reset pulse or by a transition (low-to-high or high-to-low) at WDI. If WDI is tied high or low, a RESET pulse is triggered every 1.8sec (t_{WD} plus t_{RS}).

As long as reset is asserted, the timer remains cleared and does not count. As soon as reset is deasserted, the timer starts counting. Unlike the 5V MAX690 family, the watchdog function **cannot** be disabled.




Figure 2. Timing Diagram

Power-Fail Comparator

The PFI input is compared to an internal reference. If PFI is less than V_{PFT}, PFO goes low. The power-fail comparator is intended for use as an undervoltage detector to signal a failing power supply. However, the comparator does not need to be dedicated to this function because it is completely separate from the rest of the circuitry.

The power-fail comparator turns off and \overline{PFO} goes low when V_{CC} falls below V_{SW} on power-down. The power-fail comparator turns on as V_{CC} crosses V_{SW} on power-up. If the comparator is not used, connect PFI to ground and leave \overline{PFO} unconnected. \overline{PFO} may be connected to \overline{MF} on the MAX704_MAX806_ so that a low voltage on PFI will generate a reset (Figure 5b).

Backup-Battery Switchover

In the event of a brownout or power failure, it may be necessary to preserve the contents of RAM. With a backup battery installed at VBATT, the devices automatically switch RAM to backup power when $V_{\rm CC}$ falls.

This family of μP supervisors (designed for 3.3V and 3V systems) doesn't always connect VBATT to V_{OUT} when VBATT is greater than V_{CC} . VBATT connects to V_{OUT} (through a 140 Ω switch) when V_{CC} is below V_{SW} and VBATT is greater than V_{CC} , or when V_{CC} falls below 1.75V (typ) regardless of the VBATT voltage. This is done to allow the backup battery (e.g., a 3.6V lithium cell) to have a higher voltage than V_{CC} .

Switchover at V_{SW} (2.40V) ensures that battery-backup mode is entered before V_{OUT} gets too close to the 2.0V minimum required to reliably retain data in CMOS RAM. Switchover at higher V_{CC} voltages would decrease backup-battery life. When V_{CC} recovers, switchover is deferred until V_{CC} rises above the reset threshold (V_{RST}) to ensure a stable supply. V_{OUT} is connected to V_{CC} through a 3 Ω PMOS power switch.

Manual Reset

A logic low on MR asserts reset. Reset remains asserted while MR is low, and for t_{WP} (200ms) after MR returns high. This input has an internal 70µA pull-up current, so it can be left open if it is not used. MR can be driven with TTL or CMOS logic levels, or with open-drain/collector outputs. Connect a normally open momentary switch from MR to GND to create a manual-reset function; external debounce circuitry is not required.

Table 1. Input and Output Status in Battery-Backup Mode

PIN NAME	STATUS
V _{OUT}	Connected to VBATT through an internal 140Ω switch
Vcc	Disconnected from Vout
PFI	The power-fail comparator is disabled when VCC < VSW
PFO	Logic low when VCC < Vsw or PFI < VPFT
WDI	The watchdog timer is disabled
MR	Disabled
RESET	Low logic
RESET	High impedance
VBATT	Connected to V _{OUT}

_Applications Information

These μP supervisory circuits are not short-circuit protected. Shorting V_{OUT} to ground—excluding power-up transients such as charging a decoupling capacitor—destroys the device. Decouple both V_{CC} and VBATT pins to ground by placing 0.1 μF capacitors as close to the device as possible.

Using a SuperCap as a Backup Power Source

SuperCapsTM are capacitors with extremely high capacitance values (e.g., order of 0.47F) for their size. Figure 3 shows two ways to use a SuperCap as a backup power source. The SuperCap may be connected through a diode to the 3V input (Figure 3a) or, if a 5V supply is also available, the SuperCap may be charged up to the 5V supply (Figure 3b) allowing a longer backup period. Since VBATT can exceed V_{CC} while V_{CC} is above the reset threshold, there are no special precautions when using these μP supervisors with a SuperCap.

Operation without a Backup Power Source

These μP supervisors were designed for battery-backed applications. If a backup battery is not used, ground VBATT and connect V_{OUT} to V_{CC}, or use a different μP supervisor such as the MAX706T/S/R or MAX708T/S/R.

Replacing the Backup Battery

The backup power source can be removed while V_{CC} remains valid, if VBATT is decoupled with a $0.1\mu F$ capacitor to ground, without danger of triggering RESET/RESET. As long as V_{CC} stays above V_{SW} , battery-backup mode cannot be entered.

Adding Hysteresis to the Power-Fail Comparator

The power-fail comparator has a typical input hysteresis of 10mV. This is sufficient for most applications where a power-supply line is being monitored through an external voltage divider (see the section Monitoring an Additional Power Supply).

If additional noise margin is desired, connect a resistor between \overline{PFO} and \overline{PFI} as shown in Figure 4a. Select the ratio of R1 and R2 such that \overline{PFI} sees 1.237V ($\overline{V_{PFI}}$) when $\overline{V_{IN}}$ falls to its trip point ($\overline{V_{TRIP}}$). R3 adds the hysteresis and will typically be more than 10 times the value of R1 or R2. The hysteresis window extends both above ($\overline{V_{H}}$) and below ($\overline{V_{L}}$) the original trip point ($\overline{V_{TRIP}}$).

[™] SuperCap is a trademark of Baknor Industries.




Figure 3. Using a SuperCap as a Backup Power Source

Connecting an ordinary signal diode in series with R3, as shown in Figure 4b, causes the lower trip point (V_L) to coincide with the trip point without hysteresis (V_{TRIP}), so the entire hysteresis window occurs above V_{TRIP} . This method provides additional noise margin without compromising the accuracy of the power-fail threshold when the monitored voltage is falling. It is useful for accurately detecting when a voltage falls past a threshold.

The current through R1 and R2 should be at least $1\mu A$ to ensure that the 25nA (max over extended temperature range) PFI input current does not shift the trip point. R3 should be larger than $10k\Omega$ so it does not load down the PFO pin. Capacitor C1 adds additional noise rejection.

Monitoring an Additional Power Supply

These μP supervisors can monitor either positive or negative supplies using a resistor voltage divider to PFI. PFO can be used to generate an interrupt to the μP (Figure 5). Connecting PFO to MR on the MAX704 and MAX806 causes reset to assert when the monitored supply goes out of tolerance. Reset remains asserted as long as PFO holds MR low, and for 200ms after PFO goes high.

Interfacing to µPs with Bidirectional Reset Pins

μPs with bidirectional reset pins, such as the Motorola 68HC11 series, can contend with the MAX690_/MAX704_/MAX802_/MAX806_ RESET output. If, for

example, the \overline{RESET} output is driven high and the μP wants to pull it low, indeterminate logic levels may result. To correct this, connect a 4.7k Ω resistor between the \overline{RESET} output and the μP reset I/O, as in Figure 6. Buffer the \overline{RESET} output to other system components.

Negative-Going V_{CC} Transients

While issuing resets to the μP during power-up, power-down, and brownout conditions, these supervisors are relatively immune to short-duration negative-going V_{CC} transients (glitches). It is usually undesirable to reset the μP when V_{CC} experiences only small glitches.

Figure 7 shows maximum transient duration vs. reset-comparator overdrive, for which reset pulses are **not** generated. The graph was produced using negative-going V_{CC} pulses, starting at 3.3V and ending below the reset threshold by the magnitude indicated (reset comparator overdrive). The graph shows the maximum pulse width a negative-going V_{CC} transient may typically have without causing a reset pulse to be issued. As the amplitude of the transient increases (i.e., goes farther below the reset threshold), the maximum allowable pulse width decreases. Typically, a V_{CC} transient that goes 100mV below the reset threshold and lasts for 40 μ s or less will not cause a reset pulse to be issued.

A 100nF bypass capacitor mounted close to the V_{CC} pin provides additional transient immunity.




Figure 4. a) Adding Additional Hysteresis to the Power-Fail Comparator b) Shifting the Additional Hysteresis above V_{PFT}




Figure 5. Using the Power-Fail Comparator to Monitor an Additional Power Supply




Figure 6. Interfacing to µPs with Bidirectional Reset I/O

3.0V OR 3.3V VCC VBATT MAX704T/S/R MAX806T/S/R MR GND PFI MP

_Typical Operating Circuits (cont.)




Figure 7. Maximum Transient Duration without Causing a Reset Pulse vs. Reset Comparator Overdrive

MAX690T/S/R, 704T/S/R, 802T/S/R, 804-806T/S/R


3.0V/3.3V Microprocessor Supervisory Circuits

_Ordering Information (continued)

PART**	TEMP. RANGE	PIN-PACKAGE
MAX704_CPA	0°C to +70°C	8 Plastic DIP
MAX704_CSA	0°C to +70°C	8 SO
MAX704_C/D	0°C to +70°C	Dice*
MAX704_EPA	-40°C to +85°C	8 Plastic DIP
MAX704_ESA	-40°C to +85°C	8 SO
MAX704_MJA	-55°C to +125°C	8 CERDIP
MAX802_CPA	0°C to +70°C	8 Plastic DIP
MAX802_CSA	0°C to +70°C	8 SO
MAX802_C/D	0°C to +70°C	Dice*
MAX802_EPA	-40°C to +85°C	8 Plastic DIP
MAX802_ESA	-40°C to +85°C	8 SO
MAX802_MJA	-55°C to +125°C	8 CERDIP
MAX804_CPA	0°C to +70°C	8 Plastic DIP
MAX804_CSA	0°C to +70°C	8 SO
MAX804_C/D	0°C to +70°C	Dice*
MAX804_EPA	-40°C to +85°C	8 Plastic DIP
MAX804_ESA	-40°C to +85°C	8 SO
MAX804_MJA	-55°C to +125°C	8 CERDIP
MAX805_CPA	0°C to +70°C	8 Plastic DIP
MAX805_CSA	0°C to +70°C	8 SO
MAX805_C/D	0°C to +70°C	Dice*
MAX805_EPA	-40°C to +85°C	8 Plastic DIP
MAX805_ESA	-40°C to +85°C	8 SO
MAX805_MJA	-55°C to +125°C	8 CERDIP
MAX806_CPA	0°C to +70°C	8 Plastic DIP
MAX806_CSA	0°C to +70°C	8 SO
MAX806_C/D	0°C to +70°C	Dice*
MAX806_EPA	-40°C to +85°C	8 Plastic DIP
MAX806_ESA	-40°C to +85°C	8 SO
MAX806_MJA	-55°C to +125°C	8 CERDIP

- * Contact factory for dice specifications.
- ** These parts offer a choice of reset threshold voltage. Select the letter corresponding to the desired nominal reset threshold voltage (T = 3.075V, S = 2.925V, R = 2.625V) and insert it into the blank to complete the part number.

_Chip Topography



- () ARE FOR MAX804T/S/R, MAX805T/S/R.
- [] ARE FOR MAX704T/S/R, MAX806T/S/R.

TRANSISTOR COUNT: 802;

SUBSTRATE IS CONNECTED TO THE HIGHER OF V_{CC} OR VBATT, AND MUST BE FLOATED IN ANY HYBRID DESIGN.