

Power Amplifier/Antenna Switch + Low Noise Amplifier/Down Conversion Mixer for PHS

**Description**

The CXG7002FN is an MMIC consisting of the power amplifier, antenna switch, low noise amplifier and down conversion mixer.

This IC is designed using the Sony's GaAs J-FET process featuring a single positive power supply operation.

**Features**

- Operates at a single positive power supply:  $V_{DD} = 3V$
- Small mold package: 26-pin HSOF

**<Power amplifier/antenna switch transmitter block >**

- Low current consumption:  $I_{DD} = 150mA$   
( $P_{OUT} = 20.2dBm, f = 1.9GHz$ )
- High power gain:  $G_p = 39dB$  Typ.  
( $P_{OUT} = 20.2dBm, f = 1.9GHz$ )

**<Antenna switch receiver block/ low noise amplifier>**

- Low current consumption:  $I_{DD} = 2.5mA$  Typ.  
(When no signal)
- Low noise:  $NF = 2.7mA$  Typ. ( $f = 1.9GHz$ )

**<Down conversion mixer>**

- High conversion gain:  $G_c = 9dB$  Typ. ( $f = 1.9GHz$ )
- Low distortion: Input  $IP_3 = +1dBm$  Typ. ( $f = 1.9GHz$ )

**Applications**

Digital cordless telephones (PHS)

**Structure**

GaAs J-FET MMIC

**Notes on Handling**

GaAs MMICs are ESD sensitive devices. Special handling precautions are required.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.



**Absolute Maximum Ratings**

**<Power amplifier block>**

• Supply voltage	$V_{DD}$	6	V
• Voltage between gate and source	$V_{GSO}$	1.5	V
• Gain control voltage	$V_{PCTL}$	2.5	V
• Drain current	$I_{DD}$	550	mA
• Allowable power dissipation	$P_D$	3	W

**<Switch block>**

Control voltage	$V_{CTL}$	6	V
-----------------	-----------	---	---

**<Front-end block>**

• Supply voltage	$V_{DD}$	6	V
• Input power	$P_{RF}$	+10	dBm

**<Common to each block>**

• Channel temperature	$T_{ch}$	150	°C
• Operating temperature	$T_{opr}$	-35 to +85	°C
• Storage temperature	$T_{stg}$	-65 to +150	°C

**Recommended Operating Conditions**

**<Common to each block>**

Supply voltage	$V_{DD}$	2.7 to 3.3	V
----------------	----------	------------	---


**<Power amplifier block>**

Gain control voltage	$V_{PCTL}$	to $V_{DD} - 1.0$	V
----------------------	------------	-------------------	---


**<Switch block>**

• Control voltage (H)	$V_{CTL} (H)$	2.9 to 3.3	V
• Control voltage (L)	$V_{CTL} (L)$	0 to 0.2	V

Block Diagram and External Circuit



Pin Configuration



## Pin Description

Pin No.	Symbol	Description
1	LOIN	Local signal input pin
2	V <sub>DD</sub> (LO AMP)	V <sub>DD</sub> pin of local amplifier
3	RF <sub>IN</sub> (MIX)	RF (MIX) signal input pin
4	GND	GND pin
5	RF <sub>OUT</sub> /V <sub>DD</sub> (RF AMP)	RF amplifier output and V <sub>DD</sub> pin
6	GND	GND pin
7	ANT	Antenna switch pin This pin is ANT-Tx or ANT-Rx by setting of V <sub>CTL1</sub> and V <sub>CTL2</sub> .
8	V <sub>CTL1</sub>	Antenna switch control pin 1
9	Tx	Tx pin Signal is input to antenna switch during ANT-Tx.
10	P <sub>OUT</sub>	Power amplifier output pin
11	V <sub>GG2</sub>	Gate voltage adjustment pin of power amplifier (rear-end FET) 2
12	V <sub>PCTL</sub>	Gain control pin of power amplifier (first stage FET)
13	V <sub>GG1</sub>	Gate voltage adjustment pin of power amplifier (first stage, middle stage FET) 1
14	P <sub>IN</sub>	Signal input pin to power amplifier
15	GND	GND pin
16	V <sub>DD1</sub>	V <sub>DD1</sub> pin of power amplifier (first stage FET)
17	V <sub>DD2</sub>	V <sub>DD2</sub> pin of power amplifier (middle stage FET)
18	V <sub>DD3</sub>	V <sub>DD3</sub> pin of power amplifier (rear-end FET)
19	GND	GND pin
20	Rx	Rx pin ANT input signal is output to this pin during ANT-Rx.
21	V <sub>CTL2</sub>	Antenna switch control pin 2
22	RF <sub>IN</sub>	RF signal input pin
23	CAP	External capacitor connection pin This pin is connected to LNA FET source. RF amplifier characteristic is optimized during 1.9GHz by this capacitor (Typ. 1nF).
24	GND	GND pin
25	CAP	External capacitor connection pin IF amplifier distortion is improved by this capacitor.
26	IF <sub>OUT</sub> /V <sub>DD</sub> (IF AMP)	IF output and IF amplifier V <sub>DD</sub> pin

## Electrical Characteristics

### 1. Control Pin Logic for Antenna Switch

Conditions of control pins	ANT-Tx	ANT-Rx
$V_{CTL1} = 3V, V_{CTL2} = 0V$	ON	OFF
$V_{CTL1} = 0V, V_{CTL2} = 3V$	OFF	ON

### 2. Power Amplifier Block + Antenna Switch Transmitter Block

These specifications are when the Sony's recommended evaluation board with the external circuit shown on page 8 is used. Therefore, the power amplifier output pin ( $P_{OUT}$ ) and the antenna switch transmission input pin (Tx) are connected via an external circuit. The specifications of the power amplifier block are set including the antenna switch transmitter block.

Unless otherwise specified:  $V_{DD} = 3V, V_{PCTL} = 2V, V_{CTL1} = 3V, V_{CTL2} = 0V, I_{DD} = 150mA,$   
 $P_{OUT} = 20.2dBm, f = 1.9GHz, T_a = 25^{\circ}C$

Item	Symbol	Measurement conditions	Min.	Typ.	Max.	Unit
Current consumption	$I_{DD}$			150		mA
Gate voltage adjustment value	$V_{GG}$		0	0.25	0.6	V
Output power	$P_{OUT}$	Measured with the ANT pin	20.2			dBm
Power gain	$G_P$		36	39		dB
Adjacent channel leak power ratio (600 ± 100kHz)	ACPR600kHz	Measured with the ANT pin		-63	-55	dBc
Adjacent channel leak power ratio (900 ± 100kHz)	ACPR900kHz	Measured with the ANT pin		-70	-60	dBc
Occupied bandwidth	OBW	Measured with the ANT pin		250	275	kHz
2nd-order harmonic level	—	Measured with the ANT pin			-25	dBc
3rd-order harmonic level	—	Measured with the ANT pin			-25	dBc

### 3. Antenna Switch Receiver Block + Front-end Block

These specifications are when the Sony's recommended evaluation board with the external circuit shown on page 8 is used. Therefore, the antenna switch reception pin (Rx) and the low noise amplifier input pin (RF<sub>IN\_LNA</sub>) are connected via an external circuit. The specifications of the low noise amplifier block are set including the antenna switch reception block.

#### (a) Antenna switch receiver block + low noise amplifier block

Unless otherwise specified:  $V_{DD} = 3V$ ,  $V_{CTL1} = 0V$ ,  $V_{CTL2} = 3V$ ,  $RF = 1.9GHz/-30dBm$ ,  $T_a = 25^{\circ}C$

Item	Symbol	Measurement conditions	Min.	Typ.	Max.	Unit
Current consumption	I <sub>DD_LNA</sub>	When no signal		2.5	3.5	mA
Power gain	G <sub>P</sub>		12.5	14.5	16.5	dB
Noise figure	NF			2.7	3.5	dB
Input IP3	IIP3	*1	-11	-8		dBm
Isolation	ISO		25	30		dB

\*1 Conversion from IM3 compression ratio during RF1 = 1.9000GHz/-30dBm and RF2 = 1.9006GHz/-30dBm input.

#### (b) Mixer Block

Unless otherwise specified:  $V_{DD} = 3V$ ,  $RF = 1.90GHz/-25dBm$ ,  $LO = 1.66GHz/-12dBm$ ,  $T_a = 25^{\circ}C$

Item	Symbol	Measurement conditions	Min.	Typ.	Max.	Unit
LO block current consumption	I <sub>DD_LO</sub>	When no signal		1.7	2.5	mA
IF block current consumption	I <sub>DD_IF</sub>	When no signal		3.3	4.5	mA
Conversion gain	G <sub>C</sub>		7	9	11	dB
Noise figure	NF			8.5	11.5	dB
Input IP3	IIP3	*2	-2	+1		dBm
LO to ANT leak	PLK	*3		-43	-38	dBm

\*2 Conversion from IM3 compression ratio during RF1 = 1.9000GHz/-25dBm and RF2 = 1.9006GHz/-25dBm input.

\*3 The RF<sub>OUT</sub> pin of the LNA and the RF<sub>IN</sub> pin of the MIX block is connected directly with the cable.





And the power supply of the LNA is turned on.

#### (c) Total of (a) + (b)

Item	Symbol	Measurement conditions	Min.	Typ.	Max.	Unit
Current consumption	I <sub>DD_total</sub>	When no signal		7.5	10	mA


Example of Representative Characteristics

1. Power Amplifier + Antenna Switch Transmitter Block (f = 1.9GHz, Ta = 25°C)




2. Antenna Switch Receiver Block + Low Noise Amplifier, Down Conversion Mixer ( $T_a = 25^\circ\text{C}$ )


SW/LNA block: P<sub>OUT</sub>, P<sub>IM3</sub> vs. P<sub>IN</sub>




MIX block: P<sub>OUT</sub>, P<sub>IM3</sub> vs. P<sub>IN</sub>




MIX block: G<sub>c</sub>, NF vs. P<sub>LO</sub>




MIX block: Input IP<sub>3</sub>, PLK vs. P<sub>LO</sub>



Recommended Evaluation Board






Enlarged Diagram of External Circuit Block





Package Outline Unit: mm

HSOF 26PIN (PLASTIC)



DETAIL B

NOTE: Dimension "\*" does not include mold protrusion.

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER ALLOY
PACKAGE MASS	0.06g

SONY CODE	HSOF-26P-01
EIAJ CODE	_____
JEDEC CODE	_____

LEAD PLATING SPECIFICATIONS

ITEM	SPEC.
LEAD MATERIAL	COPPER ALLOY
SOLDER COMPOSITION	Sn-Bi Bi:1-4wt%
PLATING THICKNESS	5-18 $\mu$ m