(PRELIMINARY) MODE

TI' 和ANMA MICROELECTRONICS CO. LTD
深圳天马微电子股份有限公司。
White Property of the Property

REVISION RECORD

Date	Ver.	Ref. Page	Revision No.	Revision Item

CONTENTS

- 1. Display characteristics
- 2. Mechanical description
- 3. Limiting values (absolute maximum rating system)
- 4. Operating range and electrical and optical characteristic
- 5. Circuit block diagram
- 6. Interface signal
- 7. Interface timing chart
- 8. Test of reliability
- 9. Inspection requirement
- 10. Quality level
- 11. Precautions for use of LCD modules

1. Display characteristics


Parameter	Specification
Resolution	128*(RGB)(W)*160(H)
Illumination mode	Transflective
Number of colors	65k
Number of gray scales	32
Normally white or black	black
Viewing direction	6:00
Backlight and color	LED,WHITE
Duty ratio	1/160
Application	MOBILE PHONE

2. Mechanical description

(1) Mechanical data

Parameter	Specifications	UNIT
Construction	COF	/
Overall dimension	40.8x49.5x3.4	mm
Viewing area	33.3x41.0	mm
Active area	31.2092x39.025	mm
Number of dots	128x3x160	Dots
Dot pitch	0.0813x0.244	mm
Dot size	0.0713x0.229	mm

(2) Outline dimensions



3.Limiting values (absolute maximum rating system)

Cubalanga	Donomotono	Cross b ol	Va	alue	T I:4
Subclause	Parameters	Symbol	Min.	Max.	Unit
3.1	Operating ambient temperature	Top	-20	70	
3.2	Storage temperature	Tstg	-30	80	
3.3	Supply voltage(s) (select either the pair of 3.3.1 and 3.3.2 or 3.3.3				
3.3.1	Supply voltage for logic drive	$V_{ m DD} ext{-}V_{ m SS}$	-0.3	4.0	V
3.3.2	Supply voltage for LCD drive	$V_{ m DD} ext{-}V_{ m EE}$	-0.3	18.0	V
		or			
		$V_{ m EE} ext{-}V_{ m SS}$			
		or			
		$V_{ m DD} ext{-}V_{ m o}$			
		or			
		$V_{ m O} ext{-}V_{ m SS}$			
3.3.3	Supply voltage(s) for module	$V_{ m MDL}$	-0.3	4.0	V
		or			
		$V_{\mathrm{MDL1},\ V_{\mathrm{MDL2},etc}}$.			
3.4	Input signal voltage	$V_{ m IN}$	-0.4	$V_{\rm DD} + 0.3$	V
3.5	Voltage of integrated light source			4.0	V
	(where appropriate)				
3.6	Operation humidity		20	65	%RH
	Storage humidity		10	80	%RH

4. Operating range and electrical and optical characteristics


4.1 Recommended operating range

Subclause	Parameters (Characteristics at Top. 25)	Symbol	Va	Unit	
Subclause	(Characteristics at Top=25 unless otherwise spectified)	Symbol	Min.	Max. 3.3 - V _{DD} 0.2V _{DD} 3.7	Omt
4.1.1	Operating voltage range of supply voltage(s) (select either the pair of 4.1.1 and 4.1.2, or 4.1.3)				
4.1.1.1	Supply voltage for logic drive	V_{DD} - V_{SS}	1.8	3.3	V
4.1.1.2	Supply voltage for LCD drive	V_{DD} - V_{EE} Or V_{EE} - V_{SS} Or	1	-	V
4.1.1.3	Supply voltage(s) for module	V_{DD} - V_{O} Or V_{O} - V_{SS} V_{MDL} Or V_{MDL1} , V_{MDL2} ,etc	2.4	3.3	V
4.1.2	Operating voltage range of input signal voltages	$V_{\rm IN}$			
4.1.2.1	Input signal voltage,high	V_{INH}	$0.8V_{\mathrm{DD}}$	V_{DD}	V
4.1.2.2	Input signal voltage,low	V_{INL}	-0.3	$0.2V_{DD}$	v
4.1.3	Operating voltage range of analogue light source(where appropriate)		3.3		V
4.1.4	Operating frequency range(s) (where appropriate)	F _{OP}			Hz
4.1.4.1 and/or	Operating frame frequency range	f_{FRM}	-	-	Hz
4.1.4.2	Oscillator frequency range(Line rate)	$f_{ m OSC}$	28	36	KHz


4.2 Electrical and optical characteristics

	Characteristics at Top=25			Va	lue
Subclasses	unless otherwise specified	Symbol	Unit	Min.	Max .
4.2.1	Supply current at specified frame frequency,	/ _{tot}	mA		2.5
	specified operating supply voltage, with an	or			
	adequate display pattern and other electrical	$/_{ m DD}$			
	driving conditions chosen in order to	and/or			
	achieve extreme supply current	/ _{EE}			
4.2.2	Operating current of integrated light source	(optional)	mA		60
	at its specified operating voltage(where appropriate)	/cs			
4.2.3	Contrast ratio :Top=25 , x=0, y=0	CR_{dir}		15	
	VLCD=Vop	and/or			
		CR_{diff}			
4.2.4.1	Operating display luminance at specified	L	cd/m2	30	
	viewing direction and measuring point(s) (where				
	appropriate)				
4.2.4.2	Luminance uniformity (where appropriate)	$L_{ m uni}$	%		60
4.2.5	Viewing angle range (Cr 2.0)	$\theta_{\rm x}$ and	deg	-40	35
		$ heta_{\! ext{y}}$	deg	-30	30
4.2.6.1	Rise time at 25	$t_{ m on}$	ms		200
4.2.6.2	Fall time at 25	$t_{ m off}$	ms		200
4.2.8.1	Chromaticity of white (x, y) (where	$X_{\mathrm{W}},Y_{\mathrm{W}}$	-	TBD	-
	appropriate)				
4.2.8.2	Chromaticity of red (x, y) (where	$X_{\rm R}, Y_{\rm R}$	-	TBD	-
	appropriate)				
4.2.8.3	Chromaticity of blue (x,y) (where	$X_{\rm B}, Y_{\rm B}$	-	TBD	-
	appropriate)				
4.2.8.4	Chromaticity of green (x, y) (where	$X_{\rm G}, Y_{\rm G}$	-	TBD	-
	appropriate)				

- 4.3 Definition of optical characteristics
- 4.3.1 Definition of Viewing Angle




4.3.2 Definition of contrast ratio



Contrast Ratio =
$$B2/B1 = \frac{\text{unselected state brightness}}{\text{selected state brightness}}$$

Measuring Conditions:

- 1) Ambient Temperature: 25
- 2) Frame frequency: 70.0Hz



4.3.3 Definition of Response time

Turn on time: $t_{on} = t_d + t_r$


Turn off time: $t_{off} = t_d + t_f$

Measuring Condition:

1) Operating Voltage: 16.2V

2) Frame frequency: 70.0Hz

5. Circuit block diagram



Ver. 1.0

6. Interface signal


6.1 Pin Assignment

Pin No.	Symbol	Level	Description
1	NC	-	Not connect
2	VCI1	-	Voltage-input pin for step-up circuit 1
3	VCIOUT	-	Outputs a regulated voltage derived from Vcc
4	C11-	-	When step-up circuit is used, connect a step-up
5	C11+	-	capacitor
6	C12-	-	When step-up circuit is used, connect a step-up
7	C12+	-	capacitor
8	VOUT	-	A voltage that doubles or triples the voltage between Vci1 and GND is output here.
9	VSH	-	Selection level for the segment signal
10	VM	-	Non-selection level for the common signal
11	VREFM	-	Connect capacitor for stabilization for internal power
12	BIASC	-	supply
13	VREFL	-	Inputs reference voltage for LCD drives power supply
14	TEST1	-	Test pin. Must be fixed at GND level.
15	TEST2	-	Test pin. Must be fixed at GND level.
16	IM0/ID	H/L	Selects the MPU interface mode
17	IM1	H/L	
18	IM2	H/L	
19	OSC1	-	Connect an external resistor for R-C oscillation
20	OSC2	-	Connect an external resistor for R-C oscillation
21	RESET2	H/L	2 RESET pins, use one pin and open unused pin
22	AGND	0	GND for power supply circuit.
23	GND	0	GND Logic 0 V
24	AGND	0	GND for power supply circuit.
25	AVCC	-	VCC for power supply circuit
26	VCC	-	Power supply VCC: + 2.2 V to + 3.6 V
27	CS	H/L	Selects the HD66766R,L: HD66766R is selected
28	RS	H/L	Selects the register,L: Index/status H: Control
29	E/WR	H/L	For 68-system bus interface, serves as enable signal For 80-system bus interface, serves as a write strobe

Pin Assignment(Continue)

Pin No.	Symbol	Level	Description
30	RW/RD	H/L	For 68-system select data read/write operation
			For 80-system bus interface, serves as a read strobe
31	DB0	H/L	For a clock-synchronous serial interface,DB0 serves
32	DB1	H/L	as the serial data input pin (SDI). The input level is
33	DB2	H/L	read on the rising edge of the SCL signal.
34	DB3	H/L	For a clock-synchronous serial interface, DB1 serves
35	DB4	H/L	as a serial data output pin (SDO). Successive bit
36	DB5	H/L	values are output on the falling edge of the SCL
37	DB6	H/L	signal.
38	DB7	H/L	
39	DB8	H/L	For a synchronous clock interface, E/WR
40	DB9	H/L	serves as the synchronous clock signal:SCL
41	DB10	H/L	
42	DB11	H/L	DB2-DB15 Serves as a 16-bit bi-directional data bus.
43	DB12	H/L	For an 8-bit bus interface, data transfer uses
44	DB13	H/L	DB15-DB8; fix unused DB7-DB0 to the Vcc or GND
45	DB14	H/L	level. For a synchronous clock interface or unused
46	DB15	H/L	pins, fixed to the Vcc or GND level.
47	VCI2	-	Connect capacitor for stabilization
48	C21-	-	When step-up circuit is used, connect a step-up
49	C21+	-	capacitor
50	C22-	-	When step-up circuit is used, connect a step-up
51	C22+	-	capacitor
52	C23-	-	When step-up circuit is used, connect a step-up
53	C23+	-	capacitor
54	C24-	-	When step-up circuit is used, connect a step-up
55	C24+	-	capacitor
56	VCH	-	Selection level for the common signal
57	VCL	-	Selection level for the common signal
58	CEM	-	Connect a step-up capacitor to generate VCL level
59	CEP	-	Connect a step-up capacitor to generate VCL level
60	RESET1	H/L	2 RESET pins, use one pin and open unused pin

6.2 Example of external Circuit(8080 Mode)



7. Interface Timing Chart

AC CHARACTERISTICS




FIGURE 15: Parallel Bus Timing Characteristics (for 8080 MCU)

 $(V_{DD}=2.5V \text{ to } 3.3V, Ta=-30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{AS80} t _{AH80}	CD	Address setup time Address hold time		0 10	_	ns
t _{CY80}		System cycle time 8 bits bus (read) (write)		140 128	ı	ns
		4 bits bus (read) (write)		128 128		
t _{PWR80}	WR1	Pulse width 8 bits (read) 4 bits		65 35	-	ns
t _{PWW80}	WR0	Pulse width 8 bits (write) 4 bits		35 35	_	ns
t _{HPW80}	WR0, WR1	High pulse width 8 bits bus (read) (write) 4 bits bus (read) (write)		65 35 35 35	-	ns
t _{DS80} t _{DH80}	D0~D7	Data setup time Data hold time		30 10	_	ns
t _{ACC80} t _{OD80}		Read access time Output disable time	C _L = 100pF	_ 10	50 50	ns
tssa80 t _{cssd80} t _{csh80}	CS1/CS0	Chip select setup time		10 10 20		ns

 $(V_{DD}=1.8V \text{ to } 2.5V, Ta=-30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{AS80}	CD	Address setup time		0	_	ns
t _{AH80}	OB	Address hold time		10		
t _{CY80}		System cycle time			_	ns
		8 bits bus (read)		210		
		(write)		120		
		4 bits bus (read)		120		
		(write)		120		
t _{PWR80}	WR1	Pulse width 8 bits (read)		100	_	ns
	VVIXI	4 bits (read)		55		
t _{PWW80}	WR0	Pulse width 8 bits (write)		55	_	ns
	VVKU	4 bits (write)		55		
t _{HPW80}		High pulse width			_	ns
		8 bits bus (read)		100		
	WR0, WR1	(write)		55		
		4 bits bus (read)		55		
		(write)		55		
t _{DS80}	D0~D7	Data setup time		30	_	ns
t _{DH80}	וט~טי	Data hold time		10		
t _{ACC80}		Read access time	C _L = 100pF	-		ns
t _{OD80}		Output disable time		10		
tcssa80		Chip select setup time		10		ns
t _{CSSD80}	CS1/CS0			10		
t _{CSH80}				20		




FIGURE 16: Parallel Bus Timing Characteristics (for 6800 MCU)

 $(V_{DD}=2.5V \text{ to } 3.3V, Ta=-30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{AS68} t _{AH68}	CD	Address setup time Address hold time		0 10	-	ns
Т _{СУ68}		System cycle time 8 bits bus (read)		140 128 128 128	-	ns
t _{PWR68}	WR1	Pulse width 8 bits (read) 4 bits		65 35	_	ns
t _{PWW68}		Pulse width 8 bits (write) 4 bits		35 35	_	ns
t _{LPW68}		Low pulse width 8 bits bus (read)		65 35 35 35	1	ns
t _{DS68} t _{DH68}	D0~D7	Data setup time Data hold time		30 10	_	ns
t _{ACC68} t _{OD68}		Read access time Output disable time	C _L = 100pF	_ 10	50 50	ns
tcssa68 tcssd68 tcsh68	CS1/CS0	Chip select setup time		10 10 20		ns

$(V_{DD}=1.8V \text{ to } 2.5V, Ta=-30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{AS68} t _{AH68}	CD	Address setup time Address hold time		0 10	-	ns
T _{CY68}		System cycle time 8 bits bus (read) (write) 4 bits bus (read)		210 120 120	_	ns
		(write)		120		
t _{PWR68}	WR1	Pulse width 8 bits (read) 4 bits		100 55	_	ns
t _{PWW68}		Pulse width 8 bits (write) 4 bits		55 55		ns
t _{LPW68}		Low pulse width 8 bits bus (read) (write) 4 bits bus (read) (write)		100 55 55 55	ı	ns
t _{DS68} t _{DH68}	D0~D7	Data setup time Data hold time		30 10	-	ns
t _{ACC68} t _{OD68}		Read access time Output disable time	C _L = 100pF	- 10		ns
Tcssa68 T _{CSSD68} T _{CSH68}	CS1/CS0	Chip select setup time		10 10 20		ns




FIGURE 17: Serial Bus Timing Characteristics (for S8)

 $(V_{DD}=2.5V \text{ to } 3.3V, Ta=-30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{ASS8}	CD	Address setup time		0	-	ns
t _{AHS8}	CD	Address hold time		40	_	ns
t _{CYS8}		System cycle time		135	_	ns
t _{LPWS8}	SCK	Low pulse width		65	-	ns
t _{HPWS8}		High pulse width		65	_	ns
t _{DSS8} t _{DHS8}	SDA	Data setup time Data hold time		30 10	-	ns
tcssas8 tcssds8 tcshs8	CS1/CS0	Chip select setup time		10 10 20		ns

$(V_{DD}=1.8V \text{ to } 2.5V, Ta=-30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{ASS8}	CD	Address setup time		0	-	ns
t _{AHS8}	CD	Address hold time		60	_	ns
t _{CYS8}		System cycle time		200	ı	ns
t _{LPWS8}	SCK	Low pulse width		95	ı	ns
t _{HPWS8}		High pulse width		95	ı	ns
t _{DSS8} t _{DHS8}	SDA	Data setup time Data hold time		30 10	-	ns
tcssas8 t _{cssds8} t _{cshs8}	CS1/CS0	Chip select setup time		10 10 20		ns




FIGURE 18: Serial Bus Timing Characteristics (for S9)

 $(V_{DD}=2.5V \text{ to } 3.3V, Ta=-30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{CYS9}		System cycle time		135	-	ns
t _{LPWS9}	SCK	Low pulse width		65	ı	ns
t _{HPWS9}		High pulse width		65	ı	ns
t _{DSS9} t _{DHS9}	SDA	Data setup time Data hold time		30 10	-	ns
tcssas9 tcssds9 tcshs9	CS1/CS0	Chip select setup time		10 10 20		ns

$(V_{DD}=1.8V \text{ to } 2.5V, Ta=-30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{CYS9}		System cycle time		200	-	ns
t _{LPWS9}	SCK	Low pulse width		95	_	ns
t _{HPWS9}		High pulse width		95	-	ns
t _{DSS9} t _{DHS9}	SDA	Data setup time Data hold time		30 10	-	ns
tcssas9 tcssds9 tcshs9	CS1/CS0	Chip select setup time		10 10 20		ns

8. Test of reliability

Ta=25

No.	Test Item	Content of Test	Test condition
1	High Temperature	Endurance test applying the high	80
	Storage	storage temperature for a long time	240H
	Low Temperature	Endurance test applying the low	-30
2	Storage	storage temperature for a long time	240H restore 4H
		Endurance test applying the	
2	High Temperature	electric stress (voltage & current)	70
3	Operation	and the thermal stress to the	70
		element for a long time	240H
		Endurance test applying the	20
4	Low Temperature	electric stress under low	-20
	Operation	temperature for a long time	240H
	II. 1 (T)	Endurance test applying the high	60
5	High Temperature	temperature and high humidity	95%RH
	/Humidity Storage	storage for a long time	240H
		Endurance test applying the low	
		and high temperature cycle	
	Temperature	-30 25 80 25	-30 /80
6	Cycle	30min 5min 30min 5min	
			10 cycles
		1 cycle	
	VII 4 TO 4		10Hz~500Hz,
7	Vibration Test	Endurance test applying the	100m/s^2 ,
	(package state)	vibration during transportation	120min
	Choole T4	Endones a test social and a sign of	Half- sine wave,
8	Shock Test	Endurance test applying the shock	300m/s^2 ,
	(package state)	during transportation	18ms
	A tom o and and -	Endurance test applying the	
9	Atmospheric Prossure Test	atmospheric pressure during	25kPa
	Pressure Test	transportation by air	16H

9. Inspection requirement

9.1 Inspection items and criteria for appearance defects

Items	Contents Criteria					
Protective Glue	No clear defects					
Cover tape	Covering all of the chip and no clear crimple					
Leakage	Not permitted					
Rainbow	According to	the lin	nit specimen			
	Wrong polarizer attachment	Not permitted				
Polarizer	Bubble between	Not counted		Max. 3 defects allowed		
Totalizer	polarizer and glass	φ<0.3mm φ 0		0.3mm \(\phi \) 0.5r	.5mm	
	Scratches of polarizer	According to the limit specimen				
Black spot		Not counted	Max. 3 spots allowed			
(in viewing area)	İ	X<0.20mm	0.201	mm X 0.5mm	Max. 3	
urou)	h— 0. —-I	X=(a+b)/2			spots	
Black line	!	Not counted	Max	. 3 lines allowed	(lines) allowed	
(in viewing area)	b b	a<0.02mm	0.02mm a 0.05mm b 2.0mm			
Progressive cracks		Not permitted	l			

Inspection item and criteria for appearance defects (continued)

Items	Contents	Criteria					
	Cracks on pads	a	b		c		
	A STATE OF THE STA	3mm	W	V/5	T/2	Max. 2 Cracks	
	b ++	2mm	W	V/5	T/2 <c<t< td=""><td>allowed</td><td></td></c<t<>	allowed	
	Cracks on contact side	a			b		
		3m	m		T/2		
		2m	m	7	Γ/2 <b<t< td=""><td></td><td></td></b<t<>		
		C shall be not reach the seal area					
	Cracks on non-contact side	a		b			Max. 5
		3mm		T/2		Max. 2	cracks
Glass Cracks		2mm		T/2 <b<t< td=""><td>cracks</td><td>allowed</td></b<t<>		cracks	allowed
Clucity		C 0.5mm			allowed		
	- SW -	d SW/3					
	Corner cracks	e<2.0mn	n^2				
	/ / / /	f<2.0mm ²			Max. 3		
						cracks	
	f-P					allowed	

9.2Inspection items and criteria for display defects

Items		Contents	Critera			
Open segment or open common		Not permitted				
Short			Not permitted			
Wrong viewi	ng angle		Not permitted			
Contrast radi	o unever	1	According to	the limit specimen		
Crosstalk			According to	the limit specimen		
		L to	Not counted	Max.3 dots allowed		
			X<0.1mm	0.1mm X 0.2mm	-	
			X=(a+b)/2			
D: 1.1		7 FD _	Not counted	Max.2 dots allowed	Max.3	
Pin holes and cracks in segment (DOT)		A<0.1mm	0.1mm A 0.2mm D<0.25mm	dots allowed		
			Not counted	Max.3 spots allowed		
Black spot (in viewing			X<0.1mm	0.1mm X 0.2mm		
area)	_ a	X=(a+b)/2	Max.3			
D			Not counted	Max.3 lines allowed	spots (lines)	
Black line (in viewing area)	3	b	a<0.02mm	0.02mm a 0.05mm b 0.5mm	allowed	

Inspection items and criteria for display defects (continued)

Items	Content	Critera					
	-11-a	Not counted	Max. 2 defects allowed				
	الله الله الله الله الله الله الله الله	x < 0.1mm	0.1mm x 0.2mm				
		x=(a+b)/2					
	D-++r-a	Not counted	Not counted Max. 1 defects allowed				
		a < 0.1mm	0.1mm a 0.2mm				
			D>0	Max.3			
Transfor-		Max.2 defects 0.8W a 1.2					
of segment	-1 -w -1 -a	W=nominal value of width					

10. Quality level

Examination	At T _{amb} =25	Inspection				
or Test	(unless otherwise stated)	Min.	Max.	Unit	IL	AQL
External	Under normal illumination					Major
External	and eyesight condition, the	9 0 1			II	1.0
Visual Inspection	distance between eyes and	See 9.1		Minor		
	LCD is 25cm.					2.5
	Under normal illumination					Major
Display	and eyesight condition,	Sac 0.2	g 0.2		11	1.0
Defects	display on inspection.	See 9.2			II	Minor
						2.5

Note: Major defects: Open segment or common, Short, Serious damages, Leakage

Miner defects: Others

Sampling standard conforms to GB2828

11. Precautions for Use of LCD Modules

- 11.1 Handling Precautions
- 11.1.1 The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.
- 11.1.2 If the display panel is damaged and the liquid crystal substance inside it leaks out, be sure not to get any in your mouth, if the substance comes into contact with your skin or clothes, promptly wash it off using soap and water.
- 11.1.3 Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.
- 11.1.4 The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully.
- 11.1.5 If the display surface is contaminated, breathe on the surface and gently wipe it with a soft dry cloth. If still not completely clear, moisten cloth with one of the following solvents:
 - Isopropyl alcohol
 - Ethyl alcohol

Solvents other than those mentioned above may damage the polarizer. Especially, do not use the following:

- Water
- Ketone
- Aromatic solvents
- 11.1.6 Do not attempt to disassemble the LCD Module.
- 11.1.7 If the logic circuit power is off, do not apply the input signals.
- 11.1.8 To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.
 - a. Be sure to ground the body when handling the LCD Modules.
 - b. Tools required for assembly, such as soldering irons, must be properly ground.
 - c. To reduce the amount of static electricity generated, do not conduct assembly and other work under dry conditions.
 - d. The LCD Module is coated with a film to protect the display surface. Be care when peeling off this protective film since static electricity may be generated.

- 11.2 Storage precautions
- 11.2.1 When storing the LCD modules, avoid exposure to direct sunlight or to the light of fluorescent lamps.
- 11.2.2 The LCD modules should be stored under the storage temperature range. If the LCD modules will be stored for a long time, the recommend condition is:

Temperature: $0 \sim 40$

Relatively humidity: 80%

- 11.2.3 The LCD modules should be stored in the room without acid, alkali and harmful gas.
- 11.3 The LCD modules should be no falling and violent shocking during transportation, and also should avoid excessive press, water, damp and sunshine.